From Blind Certainty to Informed Uncertainty

ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems

Volumn , Issue , 2002, Pages 37-41

  Keutzer, Kurt ^a   Orshansky, Michael ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Algorithms

Indexed keywords

ALGORITHMS; INTEGRATED CIRCUITS; PROBABILITY; RELIABILITY;

PROBABILISTIC EFFECTS;

COMPUTER AIDED DESIGN;

EID: 0141649459     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/589411.589419     Document Type: Conference Paper

References (24)

1. Burnett, D. et al., "Implications of Fundamental Threshold Voltage Variations for High -Density SRAM and Logic circuits," Proc. of Symposium on VLSI, pp. 15-16, 1994.
2. Chandrakasan, A., Sheng, S., and Brodersen, R., "Low-Power CMOS Digital Design," IEEE Journal of Solid-State Circuits, Vol. 27, No. 4, pp. 473-484, April 1992.
3. Chang, E. et al., "Using a Statistical Metrology Framework to Identify Systematic and Random Sources of Die- and Wafer-level ILD Thickness Variation in CMP Processes," Proc. of IEDM, pp. 499-502, 1995.
4. Chen, P., D. Kirkpatrick, K. Keutzer, "Switching Window Computation for Static Timing Analysis in Presence of Crosstalk Noise," Proc. of ICCAD, pp. 331-337, 2000.
5. Chinnery, D., and Keutzer, K., Closing the Gap Between ASICs and Custom, Kluwer Academic Publishers, 2002.
6. Devadas, S., Keutzer K., Malik S., "Delay Computation in Combinational Logic Circuits: Theory and Algorithms," Proc. of ICCAD, pp. 176-179, November 1991.
7. Hassoun S., Sasao T., editors, Logic Synthesis and Verification, Kluwer Academic Publishers, 2002.
8. Kahng, A., and Pati, Y., "Subwavelength optical lithography: challenges and impact on physical design," Proceedings of ISPD, pp. 112-115, 1999.
9. Nassif, S., "Delay Variability: Sources, Impact and Trends," Proc. of ISSCC, pp. 368-369, 2000.
10. Nassif, S., "Within-chip variability analysis, " IEDM Technical Digest, pp. 283-286, 1998.
11. Gattiker, A. et al, "Timing yield estimation from static timing analysis," Proc. of ISQED, pp. 437-442, 2001.
12. Nassif, S., "Statistical worst-case analysis for integrated circuits," Statistical Approaches to VLSI, Elsevier Science, 1994.
13. Orshansky, M., Spanos, C., and Hu, C., "Circuit Performance Variability Decomposition", Proc. of IEEE International Workshop on Statistical Metrology for VLSI Design and Fabrication, p.10-13, Kyoto, Japan, 1999.
14. Orshansky, M., and Keutzer, K., "A Probabilistic Framework for Worst Case Timing Analysis," Proc. of DAC, pp. 556-561, 2002.
15. Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2001.
16. Stine, B. et al., "Inter- and intra-die polysilicon critical dimension variation," Proc. of SPIE, pp. 27-35, 1996.
17. Sylvester, D. "BACPAC: Berkeley Advanced Chip Performance Calculator", 1999.
18. Sylvester, D., Keutzer, K., "Getting to the bottom of deep-submicron," Proc. of ICCAD, pp. 203-211, 1998.
19. PrimeTime™, (a trademark of Synopsys), 2002.
20. Vrudhula, S., Blaauw, D., Sirichotiyakul, S., "Estimation of the Likelihood of Capacitive Coupling Noise," Proc. of DAC, pp. 653-658, 2002.
21. Zanella, S. et al, "Statistical Timing Macromodeling of Digital IP Libraries", Proc. of Fifth International Workshop on Statistical Metrology, pp. 76-79, 2000.
22. Devadas, S. et al, "Computation of floating mode delay in combinational logic circuits: Theory and algorithms," IEEE Transactions on Computer-Aided Design, 12(12): 1913-1923, December 1993.
23. Devadas, S. et al, "Computation of floating mode delay in combinational logic circuits: Practice and implementation," IEEE Transactions on Computer-Aided Design, 12(12):1924-1936, December 1993.
24. Handel Jones, International Business Systems, personal communication.