Reliable omega interconnected network for large-scale multiprocessor systems

Computer Journal

Volumn 46, Issue 5, 2003, Pages 467-475

  Bataineh, Sameer ^a   Qanzu'a, Ghassan E ^a  

^a JORDAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Jordan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORK TOPOLOGY; FAULT TOLERANT COMPUTER SYSTEMS; INTERCONNECTION NETWORKS; REDUNDANCY; RELIABILITY;

BROADCAST ROUTING; LARGE-SCALE MULTIPROCESSOR SYSTEMS; MESSAGE ROUTING; MULTISTAGE INTERCONNECTION NETWORKS;

MULTIPROCESSING SYSTEMS;

EID: 0042912994     PISSN: 00104620     EISSN: None     Source Type: Journal    
DOI: 10.1093/comjnl/46.5.467     Document Type: Article

References (26)

1. Kuck, D. J., Davidson, E. S., Lawrie, D. H. and Sameh, A. H. (1986) Parallel supercomputing today-the Cedar approach. Science, 231, 967-974.
2. Pfister, G. F. et al. (1985) The IBM Research Parallel Processor prototype (RP3): introduction and architecture. In Proc. Int. Conf. Parallel Processing, Los Alamitos, CA, August, pp. 764-771. IEEE Computer Society Press.
3. Gottlieb, A., Grishman, R., Rudolph, C. and Snir, M. (1983) The NYU parallel computer. IEEE Trans. Comput., 32, 175-189.
4. Batcher, K. E. (1976) The flip network in STARN. In Proc. 1976 Int. Conf. on Parallel Processing, Detroit, Michigan, pp. 65-71. IEEE Press.
5. Pease, M. C. (1977) The indirect binary n-cube microprocessor array. IEEE Trans. Comput., 26, 458-473.
6. Feng, T. (1974) Data manipulating functions in parallel processors and their implementations. IEEE Trans. Comput., 23, 309-318.
7. Lipovski, G. J. and Tripathi, A. (1977) A reconfigurable varistructure array processor. In Proc. 1977 Int. Conf. on Parallel Processing, pp. 165-174. IEEE Press.
8. Sullivan, H., Bashkow, T. R. and Klappholz, K. (1977) A large scale homogeneous, fully distributed parallel machine. In Proc. 4th Ann. Symp. on Computer Architecture, pp. 105-125.
9. Bataineh, S., Odet-Allah, O. and Al-Omari, R. (1998) Reliability of mesh and torus topologies in the presence of faults. Telecom. Sys. J., 10, 389-408.
10. Haynos, M. and Yang, Y. (1999) An analytical model on the blocking probability of a fault-tolerant network. IEEE Trans. Parallel Distributed Syst., 10, 1040-1051.
11. Kung, S. Y., Jean, S. N. and Chang, C. W. (1989) Fault-tolerant array processors using single-track switches. IEEE Trans. Comput., 38, 501-514.
12. PingGU, Q. and Peng, S. (1999) Unicast of hypercube with large number of faulty nodes. IEEE Trans. Parallel Distributed Syst., 10, 964-975.
13. Rai, S. and Oh, Y. C. (1999) Tighter bounds on full access probability in fault-tolerant multistage interconnection networks. IEEE Trans. Parallel Distributed Syst., 10, 328-335.
14. Somani, A. and Zhang, T. (1998) DIRSMIN: A fault-tolerant switch for B-ISDN applications using dilated reduced-stage MIN. IEEE Trans. Reliability, 47, 19-29.
15. Tu, H. and Hawkes, L. W. (2001) Families of fault-tolerant multiple-bus networks. IEEE Trans. Parallel Distributed Syst., 12, 60-73.
16. Tzeng, N., Yew, P. and Zhu, C. (1998) Realizing fault tolerant interconnection networks via chaining. IEEE Trans. Comput., 37, 458-462.
17. Vaidya, A., Das, C. and Sivasubramaniam, A. (1999) A test bed for evaluation of fault-tolerant routing in multiprocessor interconnection networks. IEEE Trans. Parallel Distributed Syst., 10, 1052-1066.
18. Varvarigou, T., Roychowdbury, V. P. and Kailath, T. (1993) A polynomial time algorithm for reconfiguration multiple-track models. IEEE Trans. Comput., 42, 385-395.
19. Varvarigou, T. and Trotter, J. (1998) Module replication for fault-tolerant real-time distributed systems. IEEE Trans. Reliability, 47, 8-18.
20. Wum, J. (2000) Fault-tolerant adaptive and minimal routing in mesh-connected multicomputers using extended safety levels. IEEE Trans. Parallel Distributed Syst., 11, 149-159.
21. Bataineh, S. and Allos, B. (2001) A fault-tolerant multistage interconnection network. Telecom. Syst. J., 17, 455-473.
22. Tzeng, N. F. (1994) Reliable butterfly distributed memory multiprocessor. IEEE Trans. Comput., 43, 1004-1013.
23. Hwang, K. (1993) Advanced Computer Architecture, Parallelism, Scalability, Programmability. McGraw-Hill, New York.
24. Ballat, M. (1990) Effects of switch failure on soft-configurable WSI yield. In Proc. 1990 Int. Conf. on Wafer Scale Integration, pp. 152-159.
25. Koren, I. and Breuer, M. A. (1984) On area and yield considerations for fault-tolerant VLSI processor arrays. IEEE Trans. Comp., 33, 21-27.
26. Balasubramanian, V. and Banerjee, P. (1987) A fault-tolerant massively parallel processing architecture. J. Parallel Distributed Comput., 4, 363-383.