Fault-tolerant multistage interconnection network

Telecommunication Systems

Volumn 17, Issue 4, 2001, Pages 455-472

  Bataineh, S M ^a,b   Allosl, B Y ^a  

^a UNITED ARAB EMIRATES UNIVERSITY   (United Arab Emirates)

^b JORDAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Jordan)

Author keywords

Banyan network; Fault tolerant computing; Fault tolerent; Interconnection network; Switching elements

Indexed keywords

EID: 23044525756     PISSN: 10184864     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1016779316848     Document Type: Article

References (22)

1. G.B. Adams III and H.J. Siegel, The extra stage cube: a fault-tolerant interconnection network for supersystems, IEEE Transactions on Computers 31(5) (May 1982).
2. D.P. Argawal, Graph theoretical analysis and design of multistage interconnection networks, IEEE Transactions on Computers 32(7) (July 1983).
3. S. Bataineh and I. Khaleel, Performance analysis of asynchronous multibuffered banyan network with variable packet length, International Journal of Parallel and Distributed Systems and Networks 3(4) (2000) 217-226.
4. S. Bataineh and G.E. Qanzu'a, Reliable omega interconnected network for large scale multiprocessor systems, Department of Electrical Engineering, Jordan University of Science and Technology, Technical report 1 (1995), available from S. Bataineh.
5. S.B. Choi and A.K. Somani, Design and performance analysis of load-distributing fault tolerant network, IEEE Transactions on Computers 45 (May 1996) 540-551.
6. L. Ciminiera and A. Serra, A connecting network with fault tolerant capabilities, IEEE Transactions on Computers 35(6) (August 1986).
7. N.J. Davis IV, W.T. Hsu and H.J. Siegel, Fault location techniques for distributed control interconnection networks, IEEE Transactions on Computers 30(10) (October 1985).
8. T.Y. Feng and C.L. Wu, Fault-diagnosis for a class of multistage interconnection networks, IEEE Transactions on Computers 30(10) (October 1981).
9. K. Hwang, Advanced Computer Architecture, Parallelism, Scalability, Programmability (McGrawHill, New York, 1993).
10. K. Hwang and F.A. Briggs, Computer Architecture and Parallel Processing (McGraw-Hill, New York, 1984).
11. B.W. Johnson, Design and Analysis of Fault-Tolerant Digital Systems (Addison-Wesley, Reading, MA, 1989).
12. M.J. Karol and J. Chin-lin, Performance analysis of growable architecture for broad-band packets (ATM) switching, IEEE Transactions on Computers 40(2) (1992) 431-439.
13. C.T.A. Eea, The load sharing Banyan network, IEEE Transactions on Computers 35(12) (December 1986).
14. F. Lombardi, C. Feng and W.K. Huang, Detection and location of multiple faults in baseline interconnection networks, IEEE Transactions on Computers 41(10) (October 1992) 1340-1344.
15. T. Mattson and G. Henry, An overview of the Intel TFEOPS supercomputer, Intel Technology Journal, Q1'98 issue (1998).
16. A. Mourad, B. Ozden and M. Malek, Comprehensive testing of multistage interconnection networks, IEEE Transactions on Computers 40(8) (August 1991) 935-951.
17. K. Padmanbhan and D.H. Lawrie, A class of redundant path multistage interconnection networks, IEEE Transactions on Computers 32(12) (December 1983).
18. Z.R. Petrovic, V.M. Skulic and M. Cvetinovic, Performance of the new ATM switch for B-ISDN, Telecommunication Systems 7 (1997) 4.
19. J.P. Shen and J.P. Hayes, Fault-tolerance of dynamic-full-access interconnection networks, IEEE Transactions on Computers 33(3) (March 1984).
20. N.F. Tzeng, Reliable butterfly distributed memory multiprocessors, IEEE Transactions on Computers 43(9) (September 1994) 1004-1013.
21. N.F. Tzeng, P.C. Yaw and C.Q. Zhu, Designing fault tolerant interconnection networks via chaining, IEEE Transactions on Computers 37(4) (April 1988) 458-462.
22. C.L. Wu and T.Y. Feng, On a class of multistage interconnection networks, IEEE Transactions on Computers 29(8) (August 1980).