Semiconductor process and device modeling: A graduate course / undergraduate elective in microelectronic engineering at RIT

Biennial University/Government/Industry Microelectronics Symposium - Proceedings

Volumn , Issue , 2003, Pages 138-146

  Hirschman, Karl D ^a   Hebding, Jeremiah ^a   Saxer, Robert ^a   Tabakman, Keith ^a  

^a Kate Gleason College of Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ENGINEERING EDUCATION; SEMICONDUCTOR DEVICE MANUFACTURE; SILICON;

MICROELECTRONIC ENGINEERING;

MICROELECTRONIC PROCESSING;

EID: 0042440988     PISSN: 07496877     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. K.D. Hirschman and P.D. Rack, "Exploring Silicon Process Technology Through RIT's NPN BJT Process," IEEE UGIM Symp. Proc. 13, 94 (1999).
2. S. Wolf, Silicon Processing for the VLSI Era: Volume III - The Submicron MOSFET, chapters 1&2, Lattice Press, 1995.
3. J.D. Plummer, M.D. Deal and P.B. Griffin, Silicon VLSI Technology - Fundamentals, Practice and Modeling, chapters 6,7&8, Prentice Hall, Upper Saddle River, NJ, 2000.
4. J.F. Ziegler, "The Stopping and Range of Ions in Matter (SRIM-2000)," http://www.srim.org/index.htm
5. J.R. Brews et al., "Generalized Guide to MOSFET Miniaturization," IEEE Electron Dev. Letts., EDL-1, 2 (1980).
6. L.F. Fuller, "An Advanced CMOS process for University Microelectronics Laboratory Courses," IEEE UGIM Symp. Proc. 14, 36 (2001).
7. http://smfl.microe.rit.edu
8. L. Voros, "CMOS Baseline Process in the UC Berkeley Microfabrication Laboratory Report II," Memorandum No. UCB/ERL M00/61, (2000).
9. K.D. Hirschman, "A Tolerance Analysis for Manufacturing to Direct Process Capability Improvement Efforts," IEEE/SEMI ASMC Symp. Proc. 11, 377 (2000).
10. S.M. Sze, VLSI Technology, 2nd Edition, pp. 485-487. McGraw-Hill, New York, 1988.
11. J.J. Liou, A. Ortiz-Conde and F. Garcia-Sanchez, Analysis and Design of MOSFETs, pp. 206-210. Kluwer Academic Publishers, Boston, 1998.
12. Meta-Software, HSPICE User's Manual, Volume 2 - Elements and Models, pp. 7.5-7.12. Meta-Software, Inc., Campbell, CA, 1992.
13. Y. Cheng, M.-C. Jeng, Z. Liu, J. Huang, M. Chan, K. Chen, P.K. Ko and C. Hu, "A Physical and Scalable I-V Model in BSIM3v3 for Analog/Digital Circuit Simulation," IEEE Trans. Electron Devices 44, 277 (1997).