-
1
-
-
0003694163
-
-
IEEE Press
-
Abramovici, M., Breuer, M.A., and Friedman, A.D., Digital Systems Testing and Testable Design, Revised edition, IEEE Press, 1995.
-
(1995)
Digital Systems Testing and Testable Design, Revised Edition
-
-
Abramovici, M.1
Breuer, M.A.2
Friedman, A.D.3
-
2
-
-
0027046079
-
Functional abstraction of logic gates for switch-level simulation
-
Feb.
-
Blaauw, D.T., Saab, D.G., Banerjee, P., and Abraham, J.A., Functional abstraction of logic gates for switch-level simulation, in Proceedings of The European Conference on Design Automation, pp. 329-333, Feb. 1991.
-
(1991)
Proceedings of the European Conference on Design Automation
, pp. 329-333
-
-
Blaauw, D.T.1
Saab, D.G.2
Banerjee, P.3
Abraham, J.A.4
-
3
-
-
0021377624
-
A switch-level model and simulator for MOS digital systems
-
Feb
-
Bryant, R.E., A Switch-Level Model and Simulator for MOS Digital Systems, IEEE Transactions on Computers, Vol. C-33, No. 2, pp. 160-177, Feb 1984.
-
(1984)
IEEE Transactions on Computers
, vol.C-33
, Issue.2
, pp. 160-177
-
-
Bryant, R.E.1
-
5
-
-
0032734553
-
Logic verification of very large circuits using Shark
-
Casas, J., Yang, H., Khaira, M., Joshi, M., Tetzlaff, T., Otto, S., and Seligman, E., Logic verification of very large circuits using Shark, in Proceedings of the Twelfth International Conference On VLSI Design, pp. 310 -317, 1999.
-
(1999)
Proceedings of the Twelfth International Conference on VLSI Design
, pp. 310-317
-
-
Casas, J.1
Yang, H.2
Khaira, M.3
Joshi, M.4
Tetzlaff, T.5
Otto, S.6
Seligman, E.7
-
6
-
-
0033334585
-
Fault emulation: A new methodology for fault grading
-
October
-
Cheng, K.T., Huang, S.Y., and Dai, W.J., Fault Emulation: A New Methodology for Fault Grading, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 10, pp. 1487-1495, October 1999.
-
(1999)
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
, vol.18
, Issue.10
, pp. 1487-1495
-
-
Cheng, K.T.1
Huang, S.Y.2
Dai, W.J.3
-
7
-
-
27544463457
-
FOCUS: An experimental environment for fault sensitivity analysis
-
Dec.
-
Choi, G.S., and Iyer, R.K., FOCUS: An Experimental Environment for Fault Sensitivity Analysis, IEEE Transactions on Computers, vol. 41, no. 12, pp.1515-1526, Dec. 1992.
-
(1992)
IEEE Transactions on Computers
, vol.41
, Issue.12
, pp. 1515-1526
-
-
Choi, G.S.1
Iyer, R.K.2
-
8
-
-
0027807787
-
Efficient modeling of switch-level networks containing undetermined logic node states
-
Dahlgren, P., and Liden, P., Efficient Modeling of Switch-Level Networks Containing Undetermined Logic Node States, in Proceedings of the IEEE/ACM International Conference on CAD, pp. 746-752, 1993.
-
(1993)
Proceedings of the IEEE/ACM International Conference on CAD
, pp. 746-752
-
-
Dahlgren, P.1
Liden, P.2
-
9
-
-
0042193271
-
Logic equations for MOSFET circuits
-
May
-
Ditlow, G., Donath, W., and Ruehli, A., Logic equations for MOSFET circuits, in Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 752-755, May 1983.
-
(1983)
Proceedings of the IEEE International Symposium on Circuits and Systems
, pp. 752-755
-
-
Ditlow, G.1
Donath, W.2
Ruehli, A.3
-
10
-
-
0036054388
-
Automated equivalence checking of switch level circuits
-
Jolly, S., Parashkevov, A., and McDougall, T., Automated equivalence checking of switch level circuits, in Proceedings of the IEEE/ACM International Conference on CAD, pp. 299-304, 2002.
-
(2002)
Proceedings of the IEEE/ACM International Conference on CAD
, pp. 299-304
-
-
Jolly, S.1
Parashkevov, A.2
McDougall, T.3
-
11
-
-
0033681646
-
A switch level fault simulation environment
-
Krishnaswamy, V., Casas, J., and Tetzlaff, T., A Switch Level Fault Simulation Environment, in Proceedings of the IEEE/ACM International Conference on CAD, pp 780-785, 2000.
-
(2000)
Proceedings of the IEEE/ACM International Conference on CAD
, pp. 780-785
-
-
Krishnaswamy, V.1
Casas, J.2
Tetzlaff, T.3
-
12
-
-
0028592997
-
Error diagnosis for transistor-level verification
-
Kuehlmann, A., Cheng, D.I., Srinivasan, A., and Lapotin D.P., Error Diagnosis for Transistor-Level Verification, in Proceedings of the 31th IEEE/ACM Design Automation Conference, pp. 218-224, 1994
-
(1994)
Proceedings of the 31th IEEE/ACM Design Automation Conference
, pp. 218-224
-
-
Kuehlmann, A.1
Cheng, D.I.2
Srinivasan, A.3
Lapotin, D.P.4
-
13
-
-
0035272315
-
CMOS circuit verification with symbolic switch-level timing simulation
-
March
-
McDonald, C.B., and Bryant, R.E., CMOS circuit verification with symbolic switch-level timing simulation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20 Issue: 3, pp. 458 -474, March 2001.
-
(2001)
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
, vol.20
, Issue.3
, pp. 458-474
-
-
McDonald, C.B.1
Bryant, R.E.2
-
14
-
-
0042193272
-
Verilog hardware descriptor language reference manual (LRM) Draft
-
April
-
Verilog Hardware Descriptor Language Reference Manual (LRM) DRAFT, IEEE-STD 1364, April 1995.
-
(1995)
IEEE-STD
, vol.1364
-
-
|