Dynamic global buffer planning optimization based on detail block locating and congestion analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 806-811

  Ma, Yuchun ^a   Hong, Xianlong ^a   Dong, Sheqin ^a   Chen, Song ^a   Cai, Yici ^a   Cheng, C K ^b   Gu, Jun ^c  

^a TSINGHUA UNIVERSITY   (China)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

Buffer Insertion; Congestion; Floorplanning; Routability

Indexed keywords

ALGORITHMS; BLOCK CODES; CONGESTION CONTROL (COMMUNICATION); ITERATIVE METHODS; OPTIMIZATION; PROBLEM SOLVING;

ROUTABILITY;

DIGITAL SIGNAL PROCESSING;

EID: 0041633573     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/776033.776036     Document Type: Conference Paper

References (13)

1. J. Cong. "Challenges and opportunities for design innovations in nanometer technologies". In Frontiers in Semiconductor Research: A Collection of SRC Working Papers, 1997.
2. J. Cong, T.Kong, and D. Z. Pan, "Buffer block planning for interconnectdriven floorplanning," in Proc. Int. Conf. Computer-Aided Design, Nov.1999, pp. 358-363.
3. P. Sarkar, V. Sundararaman, and C. K. Koh. Routability-driven repeater block planning for interconnectcentric floorplanning. In ISPD 2000.
4. X. P. Tang and D. Wong. "Planning buffer locations by network flows". In Intl. Symp. Physical Design, pages 186-191, 2000.
5. C. J. Alpert and A. Devgan, "Wire segmenting for improved buffer insertion,"in Proc. Design Automation Conf., June 1997, pp. 588-593.
6. C.W.Sham, F.Y.Young "Routibility driven floorplanner with buffer block planning", In ISPD'2002
7. W. C. Elmore, "The transient response of damped linear networks with particular regard to wide-band amplifiers," J. Appl. Phys., vol. 19, pp.55-63, Jan. 1948.
8. J. Cong and D. Z. Pan, "Interconnect delay estimation models for synthesis and design planning," in Proc. ASP Design Automation Conf., Jan. 1999, pp. 97-100.
9. T. H. Cormen, C. E. Leiserson, R.L. Rivest, Introduction to algorithm, MIT Press.
10. Semiconductor Industry Association, National Technology Roadmap for Semiconductors. San Jose, CA: SIA, 1997.
11. Hong Xianlong, Huang Gang et al. "Corner Block List: An Effective and Efficient Topological Representation of Non-slicing Floorplan" ICCAD'2000.pp.8-12.
12. Yuchun Ma, Xianlong Hong, Sheqin Dong, Song Chen etc An Integrated Floorplanning with an Efficient Buffer Planning Algorithm" ISPD2003 (in press)
13. Song Chen, Xianlong Hong, Sheqin Dong, Yuchun Ma, etc "A buffer planningalgorithm based on dead space redistribution", Proceeding of 8th IEEE/ACM Asia & South Pacific Design Automation Conference (ASP-DAC2003).