|
Volumn , Issue , 2003, Pages 105-112
|
Package to board interconnection shear strength (PBISS): Effect of surface finish, PWB build-up layer and chip scale package structure
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CORROSION PREVENTION;
PRINTED CIRCUIT BOARDS;
SEMICONDUCTOR DEVICE STRUCTURES;
SHEAR STRESS;
SOLDERING;
SURFACE TESTING;
CHIP SCALE PACKAGE STRUCTURE;
ORGANIC SOLDERABILITY PRESERVATIVE;
PACKAGE TO BOARD INTERCONNECTION SHEAR STRENGTH;
SURFACE FINISH;
CHIP SCALE PACKAGES;
|
EID: 0038690046
PISSN: 05695503
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (5)
|
References (11)
|