Motion estimation using MSD-first processing

IEE Proceedings: Circuits, Devices and Systems

Volumn 150, Issue 2, 2003, Pages 124-133

  Su, C L ^a   Jen, C W ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; COMPUTER SIMULATION; DIGITAL ARITHMETIC; HIGH DEFINITION TELEVISION; VIDEO CAMERAS; VIDEO RECORDING; VIDEODISKS;

DIGITAL CAMCORDERS;

MOTION ESTIMATION;

EID: 0038659063     PISSN: 13502409     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cds:20030332     Document Type: Article

References (27)

1. RAO, K.R., and HWANG, J.J.: Techniques and standard for image, video and audio coding' (Prentice Hall Inc, 1996)
2. KOMAREK, T., and PIRSCH, P.: 'Array architectures for block matching algorithms', IEEE Trans. Circuits Syst. Video Technol., 1989, 36, (10), pp. 1301-1308
3. JAIN, R.J., and JAIN, A.K.: 'Displacement measurement and its application in interframe image coding', IEEE Trans. Commun., 1981, 29, pp. 1799-1808
4. KOGA, T., LINUMA, K., HIRANO, A., IIJIMA, Y., and ISHIGURO, T.: 'Motion compensated interframe coding for video conference'. Proceedings of NTC, Nov. 1981, pp. C9.6.1-5
5. GHANBARI, M.: 'The cross-search algorithm for motion estimation', IEEE Trans. Commun., 1990, 38, pp. 950-953
6. CHRISTOPOULOS, V., and CORNELIS, J.: 'A center-base adaptive search algorithm for block motion estimation', IEEE Trans. Circuits Syst. Video Technol., 2000, 10, pp. 423-426
7. SU, L.K., and MERSEREAU, R.M.: 'Motion estimation methods for overlapped block motion compensation', IEEE Trans. Image Process., 2000, 9, pp. 1509-1521
8. BIERLING, M.: 'Displacement estimation by hierarchical block matching', Proc. SPIE-Int. Soc. Opt. Eng., 1988, 1001, pp. 942-951
9. LIU, B., and ZACCARING, A.: 'New fast algorithms for the estimation of block motion vectors', IEEE Trans. Circuits Syst. Video Technol., 1993, 3, pp. 148-157
10. CHAN, Y.L., and SIU, W.C.: 'New adaptive pixel decimation for block motion vector estimation', IEEE Trans. Circuits Syst. Video Technol, 1996, 6, pp. 113-118
11. WANG, Y., WANG, Y., and KURODA, H.: 'A globally adaptive pixel-decimation algorithm for block-motion estimation', IEEE Trans. Circuits Syst. Video Technol., 2000, 10, pp. 1006-1011
12. CHALIDABHONGSE, J., and KUO, C.-C: 'Fast motion vector estimation using multiresolution-spatio-temporal correlations', IEEE Trans. Circuits Syst. Video Technol., 1997, 7, pp. 477-488
13. KOSSENTINI, F., LEE, Y.W., SMITH, M., and WARD, R.K.: 'Predictive RD optimized motion estimation for very low bit-rate video coding', IEEE J. Sel. Areas Commun., 1997, 15, pp. 1752-1763
14. CHIMIENTI, A., FANUCCI, L., LOCATELLI, R., and SAPONARA,: 'VLSI architecture for a low-power video codec system', Microelectron. J., 2002, 33, (5), pp. 417-427
15. HE, Z.L., TSUI, C.T., CHAN, K.K., and LIOU, ML.: 'Low-power VLSI design for motion estimation using adaptive pixel truncation', IEEE Trans. Circuits Syst. Video Technol., 2000, 10, pp. 669-678
16. LAI, Y.K., and CHEN, L.G.: 'A data-interlacing architecture with two-dimensional data-reuse for full-search block-matching algorithm', IEEE Trans. Circuits Syst. Video Technol., 1998, 8, pp. 124-127
17. KOMAREK, L.K., and PIRSCH, P.: 'Array architectures for block matching algorithms', IEEE Trans. Circuits Syst., 1989, 36, pp. 124-127
18. SU, C.L., and JEN, C.W.: 'Motion estimation using online arithmetic'. Proceedings of IEEE International Symp. on Circuits and systems, 2000, Vol. 1, pp. 683-686
19. PARHI, K.K.: 'VLSI digital signal processing systems: design and implementation' (Wiley, 1999)
20. AVIZIENIS, A.: 'Signed-digit number representations for fast parallel arithmetic', IRE Trans. Electron. Comp., 1961, EC-10, (9), pp. 389-400
21. HARATA, Y., NAKAMURA, Y., NAGASE, H., TAKIGAWA, M., and TAKAGI, N.: 'A high-speed multiplier using a redundant binary adder tree', IEEE J. Solid-State Circuits, 1987, SC-22, (1), pp. 28-33
22. JAIN, S.K., SONG, L., and PARHI, K.K.: 'Efficient semisystolic architectures for finite-field arithmetic', IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 1998, 6, pp. 101-113
23. ERCEGOVAC, M.D.: 'Online arithmetic: an overview', Proc. SPIE - Int. Soc. Opt. Eng., 1984, 495, pp. 86-93
24. MCQUILLAN, S.E., and MCCANNY, J.V.: 'A systematic methodology for the design of high performance recursive digital filters', IEEE Trans. Comput., 1995, 44, (8), pp. 971-982
25. KOPPENHÖFER, B.: 'A novel architecture for a decision-feedback equalizer using extended signed-digit feedback'. Proceedings of IEEE International Conf. on Application-specific array processors, 1993, pp. 490-501
26. OSORIO, R.R., ANTELO, E., BRUGUERA, E. J.D., VILLALBA, J., and ZAPATA, E.L.: 'Digit online large radix CORDIC rotator'. Proceedings of IEEE International Conf. on Application-specific array processors, 1995, pp. 246-257
27. 'Passport 0.35 micron, 3.3 volt, Optimum Silicon SC Library, CB 35OS142', Avant! Corporation, Mar. 1998