-
1
-
-
4243558855
-
A study of high-performance NAND structured EEPROMS
-
Nov.
-
T. Endoh, R. Shirota, S. Aritome, and F. Masuoka, "A study of high-performance NAND structured EEPROMS," IEICE Trans. Electron., vol. E75-2, pp. 1351-1357, Nov. 1992.
-
(1992)
IEICE Trans. Electron.
, vol.E75-2
, pp. 1351-1357
-
-
Endoh, T.1
Shirota, R.2
Aritome, S.3
Masuoka, F.4
-
2
-
-
0033222055
-
2, 256-Mbit NAND flash with shallow trench isolation technology
-
Nov.
-
2, 256-Mbit NAND flash with shallow trench isolation technology," IEEE J. Solid-State Circuits, vol. 34, pp. 1536-1543, Nov. 1999.
-
(1999)
IEEE J. Solid-State Circuits
, vol.34
, pp. 1536-1543
-
-
Imamiya, K.1
Sugiura, Y.2
Nakamura, H.3
Himeno, T.4
Takeuchi, K.5
Ikehashi, T.6
Kanda, K.7
Hosono, K.8
Shirota, R.9
Aritome, S.10
Shimizu, K.11
Hatakeyama, K.12
Sakui, K.13
-
3
-
-
0023563047
-
New ultra high density EPROM and flash EEPROM with NAND structure cell
-
F. Masuoka, M. Momodomi, Y. Iwata, and R. Shirota, "New ultra high density EPROM and flash EEPROM with NAND structure cell," in IEDM Tech. Dig., 1987, pp. 552-555.
-
(1987)
IEDM Tech. Dig.
, pp. 552-555
-
-
Masuoka, F.1
Momodomi, M.2
Iwata, Y.3
Shirota, R.4
-
4
-
-
0024176887
-
New device technologies for 5V-only 4Mb EEPROM with NAND structured cell
-
M. Momodomi, R. Kirisawa, R. Nakayama, S. Aritome, T. Endoh, Y. Itoh, Y. Iwata, H. Oodaira, T. Tanaka, M. Chiba, R. Shirota, and F. Masuoka, "New device technologies for 5V-only 4Mb EEPROM with NAND structured cell," in IEDM Tech. Dig., 1988, pp. 412-415.
-
(1988)
IEDM Tech. Dig.
, pp. 412-415
-
-
Momodomi, M.1
Kirisawa, R.2
Nakayama, R.3
Aritome, S.4
Endoh, T.5
Itoh, Y.6
Iwata, Y.7
Oodaira, H.8
Tanaka, T.9
Chiba, M.10
Shirota, R.11
Masuoka, F.12
-
5
-
-
0034453429
-
A novel surface-oxidized barrier-SiN cell technology to improve endurance and read-disturb characteristics for gigabit NAND flash memories
-
A. Goda, W. Moriyama, H. Hazama, H. Iizuka, K. Shimizu, S. Aritome, and R. Shirota et al., "A novel surface-oxidized barrier-SiN cell technology to improve endurance and read-disturb characteristics for gigabit NAND flash memories," in IEDM Tech. Dig., 2000, pp. 772-775.
-
(2000)
IEDM Tech. Dig.
, pp. 772-775
-
-
Goda, A.1
Moriyama, W.2
Hazama, H.3
Iizuka, H.4
Shimizu, K.5
Aritome, S.6
Shirota, R.7
-
6
-
-
0029406380
-
Performance of the 3D PENCIL flash EPROM cell and memory array
-
Nov.
-
H. Pein and J. D. Plummer, "Performance of the 3D PENCIL flash EPROM cell and memory array," IEEE Trans. Electron Devices, vol. 42, pp. 1982-1991, Nov. 1995.
-
(1995)
IEEE Trans. Electron Devices
, vol.42
, pp. 1982-1991
-
-
Pein, H.1
Plummer, J.D.2
-
7
-
-
0038206625
-
Floating channel type SGT flash memory
-
HI, Oct. 17-22, Abst. 1323
-
T. Endoh, M. Hioki, H. Sakuraba, M. Lenski, and F. Masuoka, "Floating channel type SGT flash memory," in Meeting Abst. 1999 Joint Int. Meeting (196th Meeting of the Electrochemical Society, 1999 Fall Meeting of the Electrochemical Society of Japan With Technical Cosponsorship of the Jpn. Soc. Applied Physics), vol. 99-2, HI, Oct. 17-22, 1999, Abst. 1323.
-
(1999)
Meeting Abst. 1999 Joint Int. Meeting (196th Meeting of the Electrochemical Society, 1999 Fall Meeting of the Electrochemical Society of Japan With Technical Cosponsorship of the Jpn. Soc. Applied Physics)
, vol.99
, Issue.2
-
-
Endoh, T.1
Hioki, M.2
Sakuraba, H.3
Lenski, M.4
Masuoka, F.5
-
8
-
-
0033711578
-
An analysis of program and erase operation for FC-SGT flash memory cells
-
M. Hioki, T. Endoh, H. Sakuraba, M. Lenski, and F. Masuoka, "An analysis of program and erase operation for FC-SGT flash memory cells," in Proc. Int. Conf. Simulat. Semicond. Processes Devices, 2000, pp. 116-117.
-
(2000)
Proc. Int. Conf. Simulat. Semicond. Processes Devices
, pp. 116-117
-
-
Hioki, M.1
Endoh, T.2
Sakuraba, H.3
Lenski, M.4
Masuoka, F.5
-
9
-
-
0035716099
-
Novel ultra high density flash memory with a stacked-surrounding gate transistor (S-SGT) structured cell
-
T. Endoh, K. Kinoshita, T. Tanigami, Y. Wada, K. Sato, K. Yamada, T. Yokoyama, N. Takeuchi, K. Tanaka, N. Awaya, K. Sakiyama, and F. Masuoka, "Novel ultra high density flash memory with a Stacked-Surrounding Gate Transistor (S-SGT) structured cell," in IEDM Tech. Dig., 2001, pp. 33-36.
-
(2001)
IEDM Tech. Dig.
, pp. 33-36
-
-
Endoh, T.1
Kinoshita, K.2
Tanigami, T.3
Wada, Y.4
Sato, K.5
Yamada, K.6
Yokoyama, T.7
Takeuchi, N.8
Tanaka, K.9
Awaya, N.10
Sakiyama, K.11
Masuoka, F.12
|