Globally updated mesochronous design style

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 7, 2003, Pages 1242-1249

  Söderquist, Ingemar ^a,b  

^a LINKÖPING UNIVERSITY   (Sweden)

^b SAAB AB   (Sweden)

Author keywords

Design methodology; Integrated circuits; Mesochronous; Metastability; Synchronization; System on chip (SoC); Timing

Indexed keywords

CMOS INTEGRATED CIRCUITS; FREQUENCIES; SYNCHRONIZATION; TIMING CIRCUITS; VLSI CIRCUITS;

METASTABILITY;

DIGITAL SIGNAL PROCESSING;

EID: 0038494078     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.813251     Document Type: Article

References (9)

1. S. Hauck, "Asynchronous design methodologies: An overview," Proc. IEEE, vol. 83, pp. 69-93, Jan. 1995.
2. A. Hemani, T. Meincke, S. Kumar, A. Postula, T. Olsson, P. Nilsson, J. Oberg, P. Ellervee, and D. Lundqvist, "Lowering power consumption in clock by using globally asynchronous locally synchronous design style," in Proc. 36th Design Automation Conf., 1999, pp. 873-878.
3. J. Muttersbach, T. Villiger, and W. Fichtner, "Practical design of globally-asynchronous locally-synchronous systems," in Proc. 6th Int. Symp. Advanced Research in Asynchronous Circuits and Systems, 2000, pp. 52-59.
4. H. Wilson and M. Haycock, "A six-port 30-GB/s nonblocking router component using point-to-point simultaneous bidirectional signaling for high-bandwidth interconnect," IEEE J. Solid State Circuits, vol. 36, pp. 1954-1963, Dec. 2001.
5. F. Mu and C. Svensson, "Self-tested self-synchronization circuit for mesochronous clocking," IEEE Trans. Circuits Syst. II, vol. 48, pp. 129-140, Feb. 2001.
6. S. Kim and R. Sridhar, "Hierarchical synchronization scheme using self-timed mesochronous interconnection," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 3, June 1997, pp. 1824-1827.
7. I. Söderquist, "Expandable high throughput vector based access memory architecture," in Proc. 28th Eur. Solid-State Circuit Conf., Sept. 2002, pp. 599-602.
8. _, "Clock signal distribution and synchronization in a digital system," U.S. Patent 005 982 238A.
9. Y. Ji-Ren, I. Karlsson, and C. Svensson, "A true single-phase-clock dynamic CMOS circuit technique." IEEE J. Solid-State Circuits, vol. SC-22, pp. 899-901, Oct. 1987.