-
1
-
-
0026232287
-
Limits on interconnection network performance
-
Oct.
-
A. Agarwal, "Limits on Interconnection Network Performance," IEEE Trans. Parallel and Distributed Systems, vol. 2, pp. 398-412, Oct. 1991.
-
(1991)
IEEE Trans. Parallel and Distributed Systems
, vol.2
, pp. 398-412
-
-
Agarwal, A.1
-
2
-
-
11144287593
-
An overview of the BlueGene/L super-computer
-
Nov.
-
N.R. Adiga et al., "An Overview of the BlueGene/L Super-computer," Proc. Supercomputing 2002 Conf., Nov. 2002.
-
(2002)
Proc. Supercomputing 2002 Conf.
-
-
Adiga, N.R.1
-
3
-
-
0003577750
-
Alpha 21364: A scalable single-chip SMP
-
Compaq Computer Corp.
-
P. Bannon, "Alpha 21364: A Scalable Single-Chip SMP," technical report, Compaq Computer Corp., http://www.digital.com/alphaoem/microprocessorforum.htm, 1998.
-
(1998)
Technical Report
-
-
Bannon, P.1
-
4
-
-
0033314238
-
Impact of chip-level integration on performance of OLTP workloads
-
Jan.
-
L.A. Barroso, K. Gharachorloo, A. Nowatzyk, and B. Verghese, "Impact of Chip-Level Integration on Performance of OLTP Workloads," Proc. High Performance Computer Architecture Conf., HPCA-6, pp. 3-14, Jan. 2000.
-
(2000)
Proc. High Performance Computer Architecture Conf., HPCA-6
, pp. 3-14
-
-
Barroso, L.A.1
Gharachorloo, K.2
Nowatzyk, A.3
Verghese, B.4
-
5
-
-
0031383368
-
A flow control mechanism to prevent message deadlock in k-Ary n-Cube networks
-
Dec.
-
C. Carrion, R. Beivide, J.A. Gregorio, and F. Vallejo, "A Flow Control Mechanism to Prevent Message Deadlock in k-Ary n-Cube Networks," Proc. Int'l Conf. High Performance Computing, HiPC '97, pp. 50-58, Dec. 1997.
-
(1997)
Proc. Int'l Conf. High Performance Computing, HiPC '97
, pp. 50-58
-
-
Carrion, C.1
Beivide, R.2
Gregorio, J.A.3
Vallejo, F.4
-
6
-
-
0022920181
-
The torus routing chip
-
Oct.
-
W.J. Dally and C. Seitz, "The Torus Routing Chip," Distributed Computing, vol. 1, no. 3, pp. 187-196, Oct. 1986.
-
(1986)
Distributed Computing
, vol.1
, Issue.3
, pp. 187-196
-
-
Dally, W.J.1
Seitz, C.2
-
7
-
-
0025448089
-
Performance analysis of k-Ary n-Cube interconnection networks
-
June
-
W.J. Dally, "Performance Analysis of k-Ary n-Cube Interconnection Networks," IEEE Trans. Computers, vol. 39, no. 6, pp. 775-785, June 1990.
-
(1990)
IEEE Trans. Computers
, vol.39
, Issue.6
, pp. 775-785
-
-
Dally, W.J.1
-
8
-
-
0026825968
-
Virtual-channel flow control
-
Mar.
-
W.J. Dally, "Virtual-Channel Flow Control," IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, Mar. 1992.
-
(1992)
IEEE Trans. Parallel and Distributed Systems
, vol.3
, Issue.2
, pp. 194-205
-
-
Dally, W.J.1
-
9
-
-
0030215168
-
A necessary and sufficient condition for deadlock-free routing in cut-through and store-and-forward networks
-
Aug.
-
J. Duato, "A Necessary and Sufficient Condition for Deadlock-Free Routing in Cut-Through and Store-and-Forward Networks," IEEE Trans. Parallel and Distributed Systems, vol. 7, no. 8, pp. 841-854, Aug. 1996.
-
(1996)
IEEE Trans. Parallel and Distributed Systems
, vol.7
, Issue.8
, pp. 841-854
-
-
Duato, J.1
-
10
-
-
0030819327
-
Spider, a high-speed network interconnect
-
Jan./Feb.
-
M. Galles, "Spider, A High-Speed Network Interconnect," IEEE Micro, vol. 17, no. 1, pp. 34-39, Jan./Feb. 1997.
-
(1997)
IEEE Micro
, vol.17
, Issue.1
, pp. 34-39
-
-
Galles, M.1
-
11
-
-
0023670354
-
Input versus output queuing on space division packet switch
-
Dec.
-
M.J. Karol, M.G. Hluchyj, and S.P. Morgan, "Input versus Output Queuing on Space Division Packet Switch," IEEE Trans. Comm., vol. 35, no. 12, pp. 1347-1356, Dec. 1987.
-
(1987)
IEEE Trans. Comm.
, vol.35
, Issue.12
, pp. 1347-1356
-
-
Karol, M.J.1
Hluchyj, M.G.2
Morgan, S.P.3
-
12
-
-
84948792264
-
Pipelined memory shared buffer for VLSI switches
-
Oct.
-
M. Katevenis, P. Vatsolaki, and A. Efthymiou, "Pipelined Memory Shared Buffer for VLSI Switches," Computer Comm. Rev., vol. 25, no. 4, pp. 39-48, Oct. 1995.
-
(1995)
Computer Comm. Rev.
, vol.25
, Issue.4
, pp. 39-48
-
-
Katevenis, M.1
Vatsolaki, P.2
Efthymiou, A.3
-
13
-
-
0032639289
-
The alpha 21264 microprocessor
-
Mar./Apr.
-
R. Kessler, "The Alpha 21264 Microprocessor," IEEE Micro, vol. 19, no. 2, pp. 24-36, Mar./Apr. 1999.
-
(1999)
IEEE Micro
, vol.19
, Issue.2
, pp. 24-36
-
-
Kessler, R.1
-
14
-
-
0018518295
-
Virtual cut-through: A new computer communication switching technique
-
Sept.
-
P. Kermani and L. Kleinrock, "Virtual Cut-Through: A New Computer Communication Switching Technique," Computer Networks, vol. 3, no. 4, pp. 267-286, Sept. 1979.
-
(1979)
Computer Networks
, vol.3
, Issue.4
, pp. 267-286
-
-
Kermani, P.1
Kleinrock, L.2
-
17
-
-
0006698333
-
RSIM: An execution-driven simulator for ILP-based shared-memory multiprocessors and uniprocessors
-
Oct.
-
V.S. Pai, P. Ranganathan, and S.V. Adve, "RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors," IEEE TCCA Newsletter, vol. 35, no. 11, pp. 37-48, Oct. 1997.
-
(1997)
IEEE TCCA Newsletter
, vol.35
, Issue.11
, pp. 37-48
-
-
Pai, V.S.1
Ranganathan, P.2
Adve, S.V.3
-
18
-
-
0035180696
-
The adaptive bubble router
-
Sept.
-
V. Puente, C. Izu, J.A. Gregorio, R. Beivide, and F. Vallejo, "The Adaptive Bubble Router," J. Parallel and Distributed Computing, vol. 61, no. 9, pp. 1180-1208, Sept. 2001.
-
(2001)
J. Parallel and Distributed Computing
, vol.61
, Issue.9
, pp. 1180-1208
-
-
Puente, V.1
Izu, C.2
Gregorio, J.A.3
Beivide, R.4
Vallejo, F.5
-
19
-
-
0037643684
-
SICOSYS: An integrated framework for studying interconnection network in multiprocessor systems
-
Jan.
-
V. Puente, J.A. Gregorio, and R. Beivide, "SICOSYS: An Integrated Framework for Studying Interconnection Network in Multiprocessor Systems," Proc. IEEE 10th Euromicro Workshop Parallel and Distributed Processing, pp. 360-368, Jan. 2002.
-
(2002)
Proc. IEEE 10th Euromicro Workshop Parallel and Distributed Processing
, pp. 360-368
-
-
Puente, V.1
Gregorio, J.A.2
Beivide, R.3
-
20
-
-
0000002112
-
The cray T3E networks: Adaptive routing in a high performance 3D torus
-
Aug.
-
S.L. Scott and G. Thorson, "The Cray T3E Networks: Adaptive Routing in a High Performance 3D Torus," Proc. Hot Interconnects IV, Aug. 1996.
-
(1996)
Proc. Hot Interconnects IV
-
-
Scott, S.L.1
Thorson, G.2
-
22
-
-
0036504782
-
HIPQS: A high-performance switch architecture using input queuing
-
Mar.
-
R. Sivaram, C.B. Stunkel, and D.K. Panda, "HIPQS: A High-Performance Switch Architecture Using Input Queuing," IEEE Trans. Parallel and Distributed Systems, vol. 13, no. 3, pp. 275-289, Mar. 2002.
-
(2002)
IEEE Trans. Parallel and Distributed Systems
, vol.13
, Issue.3
, pp. 275-289
-
-
Sivaram, R.1
Stunkel, C.B.2
Panda, D.K.3
-
23
-
-
0029218595
-
The SP-2 high performance switch
-
May
-
C.B. Stunkel, D.G. Shea, and B. Abali, "The SP-2 High Performance Switch," IBM System J., vol. 34, no. 2, pp. 185-204, May 1995.
-
(1995)
IBM System J.
, vol.34
, Issue.2
, pp. 185-204
-
-
Stunkel, C.B.1
Shea, D.G.2
Abali, B.3
-
24
-
-
0027962151
-
Architecture and implementation of vulcan
-
Apr.
-
C.B. Stunkel, D.G. Shea, B. Abali, M.M. Denneau, P.H. Hochschild, D.J. Joseph, B.J. Nathanson, M. Tsao, and P.R. Varker, "Architecture and Implementation of Vulcan," Proc. Int'l Parallel Processing Symp., pp. 268-274, Apr. 1994.
-
(1994)
Proc. Int'l Parallel Processing Symp.
, pp. 268-274
-
-
Stunkel, C.B.1
Shea, D.G.2
Abali, B.3
Denneau, M.M.4
Hochschild, P.H.5
Joseph, D.J.6
Nathanson, B.J.7
Tsao, M.8
Varker, P.R.9
-
26
-
-
0026883882
-
Dynamically-allocated multiqueue buffers for VLSI communication switches
-
June
-
Y. Tamir and G.L. Frazier, "Dynamically-Allocated Multiqueue Buffers for VLSI Communication Switches," IEEE Trans. Computers, vol. 41, no. 2, pp. 725-737, June 1992.
-
(1992)
IEEE Trans. Computers
, vol.41
, Issue.2
, pp. 725-737
-
-
Tamir, Y.1
Frazier, G.L.2
-
27
-
-
0032761270
-
LAPSES: A recipe for high-performance adaptive router design
-
Jan.
-
A.S. Vaidya, A. Sivasubramaniam, and C.R. Das, "LAPSES: A Recipe for High-Performance Adaptive Router Design," Proc. Int'l Symp. High-Performance Computer Architecture, pp. 236-243, Jan. 1999.
-
(1999)
Proc. Int'l Symp. High-Performance Computer Architecture
, pp. 236-243
-
-
Vaidya, A.S.1
Sivasubramaniam, A.2
Das, C.R.3
-
28
-
-
0023437907
-
The knockout switch: A simple, modular architecture for high-performance packet switching
-
Oct.
-
Y. Yeh, M. Hluchyj, and A. Acampora, "The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching," IEEE J. Selected Areas in Comm., vol. 5, no. 8, pp. 1274-1287, Oct. 1987.
-
(1987)
IEEE J. Selected Areas in Comm.
, vol.5
, Issue.8
, pp. 1274-1287
-
-
Yeh, Y.1
Hluchyj, M.2
Acampora, A.3
-
29
-
-
0029179077
-
The SPLASH-2 programs: Characterization and methodological considerations
-
June
-
S. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations," Proc. Int'l Symp. Computer Architecture, pp. 24-36, June 1995.
-
(1995)
Proc. Int'l Symp. Computer Architecture
, pp. 24-36
-
-
Woo, S.1
Ohara, M.2
Torrie, E.3
Singh, J.P.4
Gupta, A.5
|