On the design of a high-performance adaptive router for CC-NUMA multiprocessors

IEEE Transactions on Parallel and Distributed Systems

Volumn 14, Issue 5, 2003, Pages 487-501

  Puente, Valentín ^a   Gregorio, José Ángel ^a   Beivide, Ramón ^a   Izu, Cruz ^b  

^a UNIVERSITY OF CANTABRIA   (Spain)

^b UNIVERSITY OF ADELAIDE   (Australia)

Author keywords

Adaptive routing; Hardware router design; Interconnection networks; Shared memory multiprocessors

Indexed keywords

CHANNEL CAPACITY; PACKET NETWORKS; ROUTERS; TELECOMMUNICATION TRAFFIC;

ADAPTIVE PACKET ROUTERS;

INTERCONNECTION NETWORKS;

EID: 0038381698     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2003.1199066     Document Type: Article

References (29)

1. A. Agarwal, "Limits on Interconnection Network Performance," IEEE Trans. Parallel and Distributed Systems, vol. 2, pp. 398-412, Oct. 1991.
2. N.R. Adiga et al., "An Overview of the BlueGene/L Super-computer," Proc. Supercomputing 2002 Conf., Nov. 2002.
3. P. Bannon, "Alpha 21364: A Scalable Single-Chip SMP," technical report, Compaq Computer Corp., http://www.digital.com/alphaoem/microprocessorforum.htm, 1998.
4. L.A. Barroso, K. Gharachorloo, A. Nowatzyk, and B. Verghese, "Impact of Chip-Level Integration on Performance of OLTP Workloads," Proc. High Performance Computer Architecture Conf., HPCA-6, pp. 3-14, Jan. 2000.
5. C. Carrion, R. Beivide, J.A. Gregorio, and F. Vallejo, "A Flow Control Mechanism to Prevent Message Deadlock in k-Ary n-Cube Networks," Proc. Int'l Conf. High Performance Computing, HiPC '97, pp. 50-58, Dec. 1997.
6. W.J. Dally and C. Seitz, "The Torus Routing Chip," Distributed Computing, vol. 1, no. 3, pp. 187-196, Oct. 1986.
7. W.J. Dally, "Performance Analysis of k-Ary n-Cube Interconnection Networks," IEEE Trans. Computers, vol. 39, no. 6, pp. 775-785, June 1990.
8. W.J. Dally, "Virtual-Channel Flow Control," IEEE Trans. Parallel and Distributed Systems, vol. 3, no. 2, pp. 194-205, Mar. 1992.
9. J. Duato, "A Necessary and Sufficient Condition for Deadlock-Free Routing in Cut-Through and Store-and-Forward Networks," IEEE Trans. Parallel and Distributed Systems, vol. 7, no. 8, pp. 841-854, Aug. 1996.
10. M. Galles, "Spider, A High-Speed Network Interconnect," IEEE Micro, vol. 17, no. 1, pp. 34-39, Jan./Feb. 1997.
11. M.J. Karol, M.G. Hluchyj, and S.P. Morgan, "Input versus Output Queuing on Space Division Packet Switch," IEEE Trans. Comm., vol. 35, no. 12, pp. 1347-1356, Dec. 1987.
12. M. Katevenis, P. Vatsolaki, and A. Efthymiou, "Pipelined Memory Shared Buffer for VLSI Switches," Computer Comm. Rev., vol. 25, no. 4, pp. 39-48, Oct. 1995.
13. R. Kessler, "The Alpha 21264 Microprocessor," IEEE Micro, vol. 19, no. 2, pp. 24-36, Mar./Apr. 1999.
14. P. Kermani and L. Kleinrock, "Virtual Cut-Through: A New Computer Communication Switching Technique," Computer Networks, vol. 3, no. 4, pp. 267-286, Sept. 1979.
15. S. Konstantinidou and L. Snyder, "The Chaos Router: A Practical Application of Randomization in Network Routing," Proc. ACM Symp. Parallel Algorithms and Architectures, pp. 21-30, July 1990.
16. D. Lenoski and J. Laudon, "The SGI Origin: A ccNUMA Highly Scalable Server," Proc. Symp. Computer Architecture, pp. 241-251, June 1997.
17. V.S. Pai, P. Ranganathan, and S.V. Adve, "RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors," IEEE TCCA Newsletter, vol. 35, no. 11, pp. 37-48, Oct. 1997.
18. V. Puente, C. Izu, J.A. Gregorio, R. Beivide, and F. Vallejo, "The Adaptive Bubble Router," J. Parallel and Distributed Computing, vol. 61, no. 9, pp. 1180-1208, Sept. 2001.
19. V. Puente, J.A. Gregorio, and R. Beivide, "SICOSYS: An Integrated Framework for Studying Interconnection Network in Multiprocessor Systems," Proc. IEEE 10th Euromicro Workshop Parallel and Distributed Processing, pp. 360-368, Jan. 2002.
20. S.L. Scott and G. Thorson, "The Cray T3E Networks: Adaptive Routing in a High Performance 3D Torus," Proc. Hot Interconnects IV, Aug. 1996.
21. D. Shah, P. Giaccone, and B. Prabhakar, "An Efficient Randomized Algorithm for Input-Queued Switch Scheduling," Proc. XI Hot Interconnects Conf., Aug. 2001.
22. R. Sivaram, C.B. Stunkel, and D.K. Panda, "HIPQS: A High-Performance Switch Architecture Using Input Queuing," IEEE Trans. Parallel and Distributed Systems, vol. 13, no. 3, pp. 275-289, Mar. 2002.
23. C.B. Stunkel, D.G. Shea, and B. Abali, "The SP-2 High Performance Switch," IBM System J., vol. 34, no. 2, pp. 185-204, May 1995.
24. C.B. Stunkel, D.G. Shea, B. Abali, M.M. Denneau, P.H. Hochschild, D.J. Joseph, B.J. Nathanson, M. Tsao, and P.R. Varker, "Architecture and Implementation of Vulcan," Proc. Int'l Parallel Processing Symp., pp. 268-274, Apr. 1994.
25. Synopsys Online Documentation, v1999.10, 1999.
26. Y. Tamir and G.L. Frazier, "Dynamically-Allocated Multiqueue Buffers for VLSI Communication Switches," IEEE Trans. Computers, vol. 41, no. 2, pp. 725-737, June 1992.
27. A.S. Vaidya, A. Sivasubramaniam, and C.R. Das, "LAPSES: A Recipe for High-Performance Adaptive Router Design," Proc. Int'l Symp. High-Performance Computer Architecture, pp. 236-243, Jan. 1999.
28. Y. Yeh, M. Hluchyj, and A. Acampora, "The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching," IEEE J. Selected Areas in Comm., vol. 5, no. 8, pp. 1274-1287, Oct. 1987.
29. S. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta, "The SPLASH-2 Programs: Characterization and Methodological Considerations," Proc. Int'l Symp. Computer Architecture, pp. 24-36, June 1995.