A novel hybrid pass logic with static CMOS output drive full-adder cell

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2003, Pages

  Zhang, Mingyan ^a   Gu, Jiangmin ^a   Chang, Chip Hong ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; BUFFER STORAGE; COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; LOGIC GATES;

FULL ADDER CELL;

CMOS INTEGRATED CIRCUITS;

EID: 0038082042     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. U. Ko, P. Balasara and W. Lee, "Low-power design techniques for high-performance CMOS adders," IEEE Trans. on VLSI Syst., vol. 3, no. 2, pp.327-333, Jun 1995.
2. R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," IEEE J. of Solid-State Circuits, vol. 32, no. 7, pp. 1079-1090, Jul 1997.
3. D. Radhakrishnan, "Low-voltage low-power CMOS full adder," IEE Proc. on Circuits, Devices and Systems, vol. 148, no. 1, pp. 19-24, Feb 2001.
4. A. Shams, T. Darwish and M. Byoumi, "Performance analysis of low-power 1-bit CMOS full adder cells," IEEE Trans. on VLSI Syst., vol. 10, no. 1, pp. 20-29, Feb 2002.
5. A.P. Chandrakasan and R.W. Brodersen, Low Power Digital CMOS Design. Norwell, MA: Kluwer, 1995.
6. N. Zhuang and H. Hu, " A new design of the CMOS full adder," IEEE J. of Solid-State Circuits, vol. 27, no. 5, pp. 840-844, May 1992.
7. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, A System Perspective. Reading, MA:Addison-Wesley, 1993.
8. nd IEEE Asia Pacific Conf. On ASICs, Cheju Island, Korea, pp. 25-28, Aug 2000.