-
1
-
-
0030378255
-
VLSI module placement based on rectangle-packing by the sequence-pair
-
Dec
-
H. Murata, K. Fujiyoshi, S. Nakatake and Y. Kajitani, "VLSI Module Placement Based on Rectangle-Packing by the Sequence-Pair", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 12, Dec 1996, pages 1518-1524.
-
(1996)
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
, vol.15
, Issue.12
, pp. 1518-1524
-
-
Murata, H.1
Fujiyoshi, K.2
Nakatake, S.3
Kajitani, Y.4
-
2
-
-
0035334686
-
Toward accurate models of achievable routing
-
May
-
A.B. Kahng, S. Mantik and D. Stroobandt, "Toward Accurate Models of Achievable Routing", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol 20, no. 5, May 2001, pages 648-659.
-
(2001)
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
, vol.20
, Issue.5
, pp. 648-659
-
-
Kahng, A.B.1
Mantik, S.2
Stroobandt, D.3
-
3
-
-
0035704568
-
Prelayout estimation of individual wire lengths
-
Dec
-
S. Bodapati and F.N. Najm, "Prelayout Estimation of Individual Wire Lengths", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol 9, no. 6, Dec 2001, pages 943-958.
-
(2001)
IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems
, vol.9
, Issue.6
, pp. 943-958
-
-
Bodapati, S.1
Najm, F.N.2
-
4
-
-
0034784797
-
Scaling scenario of multi-level interconnects for future CMOS LSI
-
Symposium on VLSI Technology
-
H. Yoshimura, Y. Asahi and F. Matsuoka, "Scaling Scenario of Multi-level Interconnects for Future CMOS LSI", Digest of Technical Papers, Symposium on VLSI Technology, 2001, pages 143-144.
-
(2001)
Digest of Technical Papers
, pp. 143-144
-
-
Yoshimura, H.1
Asahi, Y.2
Matsuoka, F.3
-
7
-
-
0031269743
-
Accuracy and fidelity of fast net length estimates
-
Nov
-
J.L.Ganley, "Accuracy and Fidelity of Fast Net Length Estimates", ACM VLSI Integration, the VLSI Journal, vol.23, no.2, Nov, 1997, pages 151-155.
-
(1997)
ACM VLSI Integration, the VLSI Journal
, vol.23
, Issue.2
, pp. 151-155
-
-
Ganley, J.L.1
-
8
-
-
0026898405
-
A new class of iterative steiner tree heuristics with good performance
-
Jul
-
A.B.Kahng and G.Robins, "A New Class of Iterative Steiner Tree Heuristics with Good Performance", IEEE Transactions on ComputerAided-Design of Integrated-Circuits and Systems", vol.11, no.7, Jul 1992, pages 893-902.
-
(1992)
IEEE Transactions on Computer-aided-design of Integrated-circuits and Systems
, vol.11
, Issue.7
, pp. 893-902
-
-
Kahng, A.B.1
Robins, G.2
|