450-Mb/s analog front end for PRML read channels

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 11, 1999, Pages 1661-1675

  Bloodworth, Bryan E ^a   Siniscalchi, Patrick P ^a   De Veirman, Geert A ^b   Jezdic, Andrija ^a   Pierson, Richard ^a   Sundararaman, Raj ^b  

^a TEXAS INSTRUMENTS   (United States)

^b Silicon Systems Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; COUPLED CIRCUITS; FEEDBACK; GAIN CONTROL; LOW PASS FILTERS; MAGNETIC HEADS; MAGNETORESISTANCE; MULTIPLYING CIRCUITS;

ACTIVE ALTERNATING CURRENT COUPLERS (AACC); ANALOG FRONT ENDS (AFE); AUTOMATIC GAIN CONTROL (AGC); CONTINUOUS-TIME LOW PASS FILTERS (LPF); VARIABLE GAIN AMPLIFIERS (VGA);

HARD DISK STORAGE;

EID: 0033222056     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.799876     Document Type: Article

References (30)

1. M. Leung, J. Chiu, B. VanScheik, L. Wang, L. Fu, D. Rosky, S. Stoiber, A. Huntington, C. Liu, S.-C. Loh, C. Hsiung, J. Zhang, K. Fukahori, D. Hutchinson, and T.-L. Lee, "A 300Mb/s BiCMOS EPR4 read channel for magnetic hard drives," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 378-380.
2. G. Vishakhadatta, R. Croman, M. Goldenberg, J. Hein, P. Katikaneni, D. Kuai, C. Lee, I. Tesu, R. Trujillo, L. Zhang, K. Anderson, R. Behrens, W. Bliss, L. Du, T. Dudley, G. Feyh, W. Foland, M. Kastner, Q. Li, J. Mitchem, D. Reed, S. She, M. Spurbeck, L. Sundell, H. Tran, M. Wei, and C. Zook, "A 245Mb/s EPR4 read/write channel with digital timing recovery," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 388-389.
3. J. G. Chern, C. Conroy, R. Contreras, P. Laui, L. Moser, T. Pan, J. Rae, S.-M. Shih, X. Si, H. Thapar, J. Tierney, A. Yeung, M. Sugawara, and Y. Tamura, "An EPRML digital read/write channel IC," in ISSCC Dig. Tech. Papers, Feb. 1997, pp. 320-321.
4. J. Fields, P. Aziz, J. Bailey, F. Barber, J. Barner, H. Burger, R. Foster, M. Heimann, P. Kempsey, L. Mantz, A. Mastrocola, R. Peruzzi, T. Peterson, J. Raisinghani, R. Rauschmayer, M. Sanisky, N. Sayiner, P. Setty, S. Tedja, K. Threadgill, K. K. Fitzpatrick, and K. Fisher, "A 200Mb/s CMOS EPRML channel with integrated servo demodulator for magnetic hard disks," in ISSCC Dig. Tech. Papers, Feb. 1997, pp. 314-315.
5. T. Howell, D. P. McCown, T. A. Diola, Y. Tang, K. R. Hense, and R. L. Gee, "Error rate performance of experimental gigabit per square inch recording components," IEEE Trans. Magn., vol. 26, pp. 2298-2302, Sept. 1990.
6. P. H. Siegel and J. K. Wolf, "Modulation and coding for information storage," IEEE Trans. Magn., vol. 27, pp. 68-86, Dec. 1991.
7. R. D. Cideciyan, F. Dolivo, R. Hermann, W. Hirt, and W. Schott, "A PRML system for digital magnetic recording," IEEE J. Select. Areas Commun., vol. 10, pp. 38-56, Jan. 1992.
8. R. G. Yamasaki, T. Pan, M. Palmer, and D. Browning, "A 72 Mb/s PRML disk-drive channel chip with an analog sampled-data signal processor," in ISSCC Dig. Tech. Papers, Feb. 1994, pp. 278-279.
9. D. R. Welland, S. M. Phillip, K. Y. Leung, G. T. Tuttle, S. T. Dupuie, D. R. Holberg, R. V. Jack, N. S. Sooch, K. D. Anderson, A. J. Armstrong, R. T. Behrens, W. G. Bliss, T. O. Dudley, W. R. Foland, Jr., N. Glover, and L. D. King, "A digital read/write channel with EEPR4 detection," in ISSCC Dig. Tech. Papers, Feb. 1994, pp. 276-277.
10. D. Choi, R. Pierson, F. Trafton, B. Sheahan, V. Gopinathan, G, Mayfield, I. Ranmuthu, S. Venkatraman, V. Pawar, O. Lee, W. Giolma, W. Krenik, W. Abbott, and K. Johnson, "An analog front-end signal processor for a 64 Mbits/s PRML hard-disk drive channel," IEEE J. Solid-State Circuits, vol. 29, pp. 1596-1605, Dec. 1994.
11. K. Fukahori, D. Hutchinson, R. Kuki, K. Saeki, H. Oshikubo, T. Hori, and M. Leng, " An analog EPR4 Viterbi detector in read channel IC for magnetic hard disks," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 380-381.
12. K. B. Klaassen, "Magnetic recording channel front-ends," IEEE Trans. Magn., vol. 27, pp. 4503-4508, Nov. 1991
13. D. P. Swart and T. J. Schmerbeck, "An 8-channel, head preamplifier for combination magnetoresistive read elements and inductive write elements," in ISSCC Dig. Tech. Papers, Feb. 1993, pp. 218-219.
14. K. B. Klaassen and J. C. L. van Peppen, "Read/write amplifier design considerations for MR heads," IEEE Trans. Magn., vol. 31, pp. 1056-1061, Mar. 1995.
15. K. B. Klaassen and R. G. Hirko, "Writing and reading at high data rates," IEEE Trans. Magn., vol. 32, pp. 90-96, Jan. 1996.
16. K. B. Klaassen and J. C. L. van Peppen, "Electronic abatement of thermal interference in (G)MR head output signals," IEEE Trans. Magn., vol. 33, pp. 2611-2616, Sept. 1997.
17. B. Gilbert, "A precise four-quadrant multiplier with subnano-second response," IEEE J. Solid-State Circuits, vol. SC-3, pp. 365-373, Dec. 1968.
18. W. M. Sansen and R. G. Meyer, "An integrated wideband variable-gain amplifier with maximum dynamic range," IEEE J. Solid-State Circuits, vol. SC-9, pp. 159-166, Aug. 1974.
19. R. G. Yamasaki, "Temperature compensation control circuit for exponential gain function of an AGC amplifier," U.S. Patent 5 162 678, 1992.
20. J. A. Mataya, G. W. Haines, and S. B. Marshall, "I-F amplifier using Cc-compensated transistors," IEEE J. Solid-State Circuits, vol. SC-3, pp. 401-407, Dec. 1968.
21. M. Yamaguchi, Y. Nishida, T. Muraoka, H. Yamane, H. Kariya, T. Kohno, T. Narisawa, Y. Iwamoto, M. Yotsuyanagi, and M. Sugimoto, "A 3.3 V 51.84 Mb/s 16-CAP transceiver for ATM-LAN's," in ISSCC Dig. Tech. Papers, Feb. 1997, pp. 240-241.
22. J. M. Khoury, "On the design of constant settling time AGC circuits," IEEE Trans Circuits Syst. II, vol. 45, pp. 283-294, Mar. 1998.
23. J. Schmoock, "An input stage transconductance reduction technique for high-slew rate operational amplifiers," IEEE J. Solid-State Circuits, vol. SC-10, pp. 407-411, Dec. 1975.
24. J. O. Voorman, W. H. A. Bruls, and P. J. Barth, "Bipolar integration of analog gyrator and Laguerre type filters," in Proc. ECCTD, 1983, pp. 108-110.
25. G. A. De Veirman and R. G. Yamasaki, "Design of a bipolar 10 MHz programmable continuous-time 0.05 equiripple linear phase lowpass filter," IEEE J. Solid-State Circuits, vol. 27, pp. 324-331, Mar. 1992.
26. P. Siniscalchi, A. Wyszynski, and D. Choi, "High precision, programmable 1-10 MHz bandwidth, 0-20 dB gain communication channel for digital video applications," in CICC Dig. Tech. Papers, May 1996, pp. 85-88.
27. B. Liu, Y. X. Lee, and H. Mutoh, "The effect of MR head nonlinearity on MDFE and PRML performance," in Intermag, Apr. 1997, paper CB-01.
28. T. Sugawara, Y. Uehara, T. Oshima, M. Takagi, K. Shimoda, and H. Mutoh, "A nonlinear model for magnetic recording channel with an MR head," IEEE Trans. Magn., vol. 34, pp. 57-62, Jan. 1998.
29. J. W. M. Bergmans, J. O. Voorman, G. Groenewold, H. D. L. Hollmann, G. W. de Jong, M. L. Lugthart, J. Pothast, J. A. M. Ramaekers, J. N. V. Ramalho, L. F. H. van 7pRiel, H. Veenstra, H. W. Wong-Lam, D. H. Medley, S. Bhandari, R. Dakshinamurthy, P. F. Davis, G. S. Mosqueda, S. Raman, and J. Wang, "Dual-DFE read/write channel IC for hard-disk drives," IEEE Trans. Magn., vol. 34, pp. 172-177, Jan. 1998.
30. R. G. Meyer, "Low-power monolithic RF detector analysis," IEEE J. Solid-State Circuits, vol. 30, pp. 65-67, Jan. 1995.