A VLSI architecture for video-object segmentation

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 13, Issue 1, 2003, Pages 83-96

  Kim, Jinsang ^a   Chen, Tom ^b  

^a Kyung Hee University   (South Korea)

^b Engineering Research Center and Hydraulics Laboratory   (United States)

Author keywords

Edge fusion; Image sequence segmentation; Median filter; MPEG; Self organizing feature map (SOFM); Systolic array; Very large scale integration (VLSI)

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; IMAGE CODING; IMAGE SEGMENTATION; VLSI CIRCUITS;

VIDEO-OBJECT SEGMENTATION;

VIDEO SIGNAL PROCESSING;

EID: 0037288082     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2002.808082     Document Type: Review

References (29)

1. J. Kim and T. Chen, "Low-complexity fusion of intensity, motion, texture and edge for image sequence segmentation: A neural network approach," in IEEE Int. Workshop Neural Networks for Signal Processing, Sydney, Australia, Dec. 2000, pp. 497-606.
2. MPEG Requirement Group, MPEG-4 Overview, 2001.
3. MPEG Group, Overview of the MPEG-7 Standard, 2001.
4. B. Parhami, Computer Arithmetic-Algorithms and Hardware Designs. New York: Oxford Univ. Press, 1999.
5. K. K. Parhi, VLSI Digital Signal Processing Systems-Design and Implementation. New York: Wiley, 1999.
6. TMS320C6000 [Online]. Available: http://www.ti.com/does/products/dsp/index.htm.
7. ADSP-2100 Family [Online]. Available: http://www.analog.com/industry/dsp/overview/general.html#adsp.
8. S. Rathnam and G. Slavenburg, "An architectural overview of the programmable multimedia processor, TM-1," in Proc. COMPCON, 1996, pp. 319-326.
9. E. Holmann, T. Yoshida, and A. Mohri, "A media processor for multimedia signal processing applications," in IEEE Workshop Signal Processing Systems, 1997, pp. 86-96.
10. P. Pirsch and H.-J. Stolberg, "VLSI implementations of image and video multimedia processing systems," IEEE Trans. Circuits Syst. Video Technol., vol. 8, pp. 878-891, Nov. 1998.
11. O. Gatemi and S. Panchanathan, "Fractal engine: An affine video processor core for multimedia applications," IEEE Trans. Circuits Syst. Video Technol., vol. 8, pp. 892-908, Nov. 1998.
12. N. Ranganathan and R. Mehrotra, "A VLSI architecture for dynamic scene analysis," Comput. Vis., Graph., and Image Processing: Image Understanding, pp. 189-197, Mar. 1991.
13. K. V. Asari, T. Srikanthan, S. Kumar, and D. Radhakrishnan, "A pipelined architecture for image segmentation by adaptive progressive thresholding," Microprocessors and Microsyst., vol. 23, pp. 493-498, 1999.
14. W. F. Blanz, C. B. Shung, C. E. Cox, W. Greiner, B. E. Dom, and D. Petkovic, "Design and implementation of a low-level image segmentation architecture-LISA," Machine Vis. Applic., vol. 6, pp. 181-190, 1993.
15. J. Kim and T. Chen, "Multiple feature clustering for image sequence segmentation," Pattern Recognit. Lett., vol. 22, pp. 1207-1217, Sept. 2001.
16. B. S. Everitt, Cluster Analysis, 3rd ed. New York: Wiley, 1993.
17. T. Kohonen, "The self-organizing map," Proc. IEEE, vol. 78, pp. 1464-1480, Sept. 1990.
18. F. Alzahrani and T. Chen, "A real time edge detector: Algorithm and VLSI architecture," Real-Time Imaging, vol. 3, pp. 363-378, 1997.
19. Amjad and T. Chen, "A VLSI architecture for real-time edge linking," IEEE Trans. Pattern Anal. Machine Intell., vol. 21, pp. 89-94, 1999.
20. H. T. Kung, "Why systolic architecture?," IEEE Comput., pp. 37-46, Jan. 1982.
21. S. B. Pan, S. S. Chae, and R. H. Park, "VLSI architectures for block matching algorithms using systolic arrays," IEEE Trans. Circuits Syst. Video Technol., vol. 6, pp. 67-73, Feb. 1996.
22. M. Karaman, L. Onural, and A. Atalar, "Design and implementation of a ganeral-purpose median filter unit in CMOS VLSI," IEEE J. Solid-State Circuits, vol. 25, pp. 505-513, Apr. 1990.
23. J.H. Reif and S. R. Tate, "Optimal size integer division circuits," SIAM J. Comput., pp. 912-924, Oct. 1990.
24. A. Saha and R. Krishnamurthy, "Design and FPGA implementation of efficient integer arithmetic algorithms," in Proc. Southeast Conf. 1993.
25. T. Horiyama and S. Yajima, "Exponential lower bounds on the size of OBDD's representing integer division," in Proc. ISAAC'97, 1997, pp. 163-172.
26. X. D. Yang, "Design of fast connected components hardware," in IEEE Computer Society Conf. Computer Vision and Pattern Recognition, 1996, pp. 937-944.
27. C. D. Thompson, "The VLSI complexity of sorting," IEEE Trans. Comput., vol. C-32, pp. 1171-1184, 1983.
28. J. Kim and T. Chen, "A VLSI architecture for image sequence segmentation using edge fusion," in Int. Workshop on Computer Architectures for Machine Perception, Padova, Italy, Sept. 2000, pp. 57-66.
29. N. H. E. Weste and K. Eshraghian, Principle of CMOS VLSI Design. New York: Addison-Wesley, 1993.