Fractal engine: An affine video processor core for multimedia applications

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 8, Issue 7, 1998, Pages 892-908

  Fatemi, Omid ^b   Panchanathan, Sethuraman ^a,c  

^a IEEE

^b UNIVERSITY OF OTTAWA   (Canada)

^c AZ 85281   (United States)

Author keywords

Affine transforms; Fractal engine; Multimedia computing; Scalability; VHDL; Video processors

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; FRACTALS; MATHEMATICAL TRANSFORMATIONS; MULTIMEDIA SYSTEMS;

AFFINE TRANSFORM; FRACTAL ENGINE; VIDEO PROCESSORS;

VIDEO SIGNAL PROCESSING;

EID: 0032203807     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/76.735384     Document Type: Article

References (24)

1. D. L. Gall, "MPEG: A video compression standard for multimedia applications," Commun. ACM, vol. 34, pp. 59-63, Apr. 1991.
2. A. Tabatabai, M. Mills, and M. L. Liou, "A review of CCITT px64 kbps video coding and related standards," in Int. Electron. Imaging Exposition Conf., Oct. 1990, pp. 58-61.
3. ITU-T Recommendation H.263, "Video coding for low bitrate communication," Oct. 1995.
4. D. Anastassiou, "Current status of the MPEG-4 standardization effort," SPIE/VCIP, vol. 2308, pp. 16-24, Sept. 1994.
5. "MPEG-7 FAQ," [Online]. Available WWW:http://drogo.cselt.stet.it/mp eg/faq/faq_mpeg-7.htm.
6. K. Aizawa and T. S. Huang, "Model-based image coding: Advanced video coding techniques for very low bit-rate applications," Proc. IEEE, vol. 83, pp. 259-271, Feb. 1995.
7. A. E. Jacquin, "Fractal image coding: A review," Proc. IEEE, vol. 81, pp. 1451-1465, Oct. 1993.
8. M. F. Barnsley and S. Demko, "Iterated function systems and the global construction of fractals," Proc. Roy. Soc. London, vol. A399, pp. 243-275, 1985.
9. Z. Navabi, VHDL: Analysis and Modeling of Digital Systems. New York: McGraw-Hill, 1993.
10. "CMC fabrication technologies," [Online]. Available WWW: http:// www.cmc.ca/Fabrication/fab_technologies.html#BA.
11. G. Tziritas and C. Labit, Motion Analysis for Image Sequence Coding. Amsterdam, The Netherlands: Elsevier Science, B.V., 1994.
12. F. Idris and S. Panchanathan, "Image sequence coding using frame adaptive vector quantization," in Visual Commun. Image Processing '93, vol. 2094, Nov. 1993, pp. 941-952.
13. A. L. Decegama, Parallel Processing Architectures and VLSI Hardware. Englewood Cliffs, NJ: Prentice-Hall, 1989.
14. B. Hayes, "A computer with its head cut off," Amer. Scientist, vol. 83, pp. 126-130, Mar./Apr. 1995.
15. V. Bhaskaran and K. Konstantinides, Image and Video Compression Standards. Norwell, MA: Kluwer Academic, 1996, ch. 9.
16. O. Fatemi and S. Panchanathan, "VLSI chip-set for affine based video compression," SPIE Proc., vol. 2668 pp. 233-242, Feb. 96.
17. _, "FPGA implementation of a matrix transposer," in Proc. Canadian Workshop Field-Programmable Devices, Kingston, Canada, June 1994, pp. 4.4.1-4.4.7.
18. "LSI logic consumer products," [Online]. Available WWW: http:// www.lsilogic.com/products/unit5_6z.html.
19. S. Bose, "A single chip multi-standard video codec," in Proc. IEEE Hot Chips V, Stanford, CA, Aug. 1993.
20. "8 x S's video communication processor," [Online]. Available WWW: http://www.8x8.com/docs/chips/vcp.html.
21. P. Bernosky and S. Tandy, "Bringing workstation graphics performance to a desktop near you: ViRGE/VX," in Proc. IEEE Hot Chips 8, Stanford CA, Aug. 1996 [Online]. Available WWW: http://infopad.eecs.berkeley.edu/HotChips8/9.2/.
22. M. Kagan, "P55C micro-architecture: The first implementation of the MMX technology," in Proc. IEEE Hot Chips 8, Stanford, CA, Aug. 1996 [Online]. Available WWW: http://infopad.eecs.berkeley.edu/ HotChips8/5.2/.
23. "MediaGX architectural system overview," [Online]. Available WWW: http://www.cyrix.com/process/prodinfo/mediagx/gxovervw.htm.
24. G. Slavenburg, S, Rathnam, and H. Dijkstra, "The Trimedia TM-1 PCI VLIW media processor," in Proc. IEEE Hot Chips 8, Stanford, CA, Aug. 1996 [Online]. Available WWW: http://infopad.eecs. berkeley.edu/HotChips8/6.1/, Aug. 1996.