Packed arithmetic on a prefix adder (PAPA)

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 4791, Issue , 2002, Pages 329-338

  Burgess, Neil ^a  

^a CARDIFF UNIVERSITY   (United Kingdom)

Author keywords

CMOS VLSI; Multimedia instructions; Packed arithmetic; Parallel prefix adder

Indexed keywords

ADDERS; ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; DIGITAL SIGNAL PROCESSING; LOGIC GATES; MULTIMEDIA SYSTEMS; VLSI CIRCUITS;

PACKED ARITHMETIC; PARALLEL PREFIX ADDER;

DIGITAL ARITHMETIC;

EID: 0036995536     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.453812     Document Type: Conference Paper

References (15)

1. R.B. Lee, "Subword parallelism with MAX-II", IEEE Micro, 16, pp. 51-59, 1996
2. K. Diefendorff, P.K. Dubey, R. Hochsprung, and H. Scale "AltiVec extension to PowerPC accelerates media processing", IEEE Micro, 20, pp. 85-95, 2000
3. S.K. Raman, V. Pentkovski, and J. Keshava "Implementing streaming SIMD extensions on the Pentium III processor", IEEE Micro, 20, pp. 47-57, 2000
4. M.D. Jennings and T.M. Coate "Subword extensions for video processing on mobile systems", IEEE Concurrency, 6, pp. 13-16, 1998
5. D.A. Carlson, R.W. Castelino and R.O. Mueller: "Multimedia extensions for a 550-MHz RISC microprocessor", IEEE J. Solid-State Circuits, 32, pp. 1618-1624, 1997
6. S.C. Knowles, "Arithmetic processor design for the T9000 Transputer", Proc. SPIE, vol. 1566, ASPAAI-2, pp. 230-243, San Diego 1991.
7. A Beaumont-Smith et al, "Reduced latency IEEE floating-point adder architectures", Proc. 14th IEEE Symp. Computer Arithmetic, pp. 35-42, Adelaide 1999
8. S.C. Knowles, "Simultaneous Arithmetic", British Patent Application, no. 9813328.3, June 1998
9. A. Farooqui, V.G. Oklobdzija, and F. Chehrazi, "Multiplexer Based Adder for Media Signal Processing", Proc. IEEE Int. Symp. on VLSI Technology, Systems, and Applications, pp. 100-103, Taipei 1999
10. Suzuki, K. et al, "A 2000-MOPS embedded RISC processor with a Rambus DRAM controller", IEEE J. Solid-State Circuits, 34, pp. 1010-1021, 1999
11. R.B. Lee, "Multimedia extensions for general-purpose processors", IEEE Workshop on Design and Implementation of Signal Processing Systems, SIPS 97, pp. 9-23, Leicester, U.K., 1997
12. R.E. Ladner and M.J. Fischer, "Parallel prefix computation", J. ACM, 27, pp. 831-838, 1980
13. N. Burgess, "The flagged prefix adder and its applications in integer arithmetic", J. VLSI Signal Processing, 31, pp. 259-267, 2002
14. A. Beaumont-Smith and C.C. Lim, "Parallel prefix adder design", Proc. 15th IEEE Symp. Computer Arithmetic, pp. 218-225, Vail CO, 2001
15. N. Burgess, "PAPA Addition Circuitry", International Patent Application, no. PCT/GB 01/05358 December 2001