-
1
-
-
84893706258
-
-
Arexsys. http://www.arexsys.org.
-
-
-
-
3
-
-
84891384046
-
-
chapter COSMOS: An SDL Based Hardware/Software Codesign Environment, Kluwer Academic Publishers
-
J. Daveau, G. Marchioro, T. Ben-Ismail, and A. Jerraya. Hardware/Software Co-Design and Co-Verification, volume 8, chapter COSMOS: An SDL Based Hardware/Software Codesign Environment, pages 59-87. Kluwer Academic Publishers, 1997.
-
(1997)
Hardware/Software Co-design and Co-verification
, vol.8
, pp. 59-87
-
-
Daveau, J.1
Marchioro, G.2
Ben-Ismail, T.3
Jerraya, A.4
-
4
-
-
0032629368
-
Timed executable system specification of an adsl modem using a C++ based design environment: A case study
-
May
-
D. Desmet and et al. Timed executable system specification of an adsl modem using a C++ based design environment: A case study. In Proc. of the Int. Workshop on Hardware/Software Codesign, May 1999.
-
(1999)
Proc. of the Int. Workshop on Hardware/Software Codesign
-
-
Desmet, D.1
-
6
-
-
85056553171
-
Cycle and phase accurate DSP modeling and integration for HW/SW co-verification
-
Jun.
-
L. Guerra, et al. Cycle and phase accurate DSP modeling and integration for HW/SW co-verification. In Proc. of the Design Automation Conference (DAC), Jun. 1999.
-
(1999)
Proc. of the Design Automation Conference (DAC)
-
-
Guerra, L.1
-
7
-
-
84893655455
-
-
Mentor Graphics. Seamless http://www.mentor.com/seamless.
-
-
-
-
8
-
-
84862372295
-
RAVEN - A real-time analysis and verification environment
-
Toronto, Sep
-
A. Muller, G. Post, and M. Vaupel. RAVEN - A Real-Time Analysis and Verification Environment. In Proc. Int. Conf. on Signal Processing Application and Technology (ICSPAT), pages 297-301, Toronto, Sep. 1998.
-
(1998)
Proc. Int. Conf. on Signal Processing Application and Technology (ICSPAT)
, pp. 297-301
-
-
Muller, A.1
Post, G.2
Vaupel, M.3
-
9
-
-
84893675311
-
-
Open SystemC Initiative. http://www.systemc.org.
-
-
-
-
10
-
-
0003733185
-
The COSYMA system
-
Kluwer Academic Publishers
-
A. Österling, T. Brenner, R. Ernst, D. Herrmann, T. Scholz, and W. Ye. The COSYMA system. In Hardware/Software Co-Design: Principles and Practice. Kluwer Academic Publishers, 1997.
-
(1997)
Hardware/Software Co-design: Principles and Practice
-
-
Österling, A.1
Brenner, T.2
Ernst, R.3
Herrmann, D.4
Scholz, T.5
Ye, W.6
-
11
-
-
0032674031
-
LISA - Machine description language for cycle-accurate models of programmable DSP architectures
-
New Orleans, June
-
S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr. LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures. In Proceedings of the Design Automation Conference (DAC), New Orleans, June 1999.
-
(1999)
Proceedings of the Design Automation Conference (DAC)
-
-
Pees, S.1
Hoffmann, A.2
Zivojnovic, V.3
Meyr, H.4
-
12
-
-
84893687646
-
A system-level co-verification environment for ATM hardware design
-
Paris, Feb
-
G. Post, A. Muller, and T Grötker. A System-level Co-Verification Environment for ATM Hardware Design. In Proceedings of the European Conference on Design, Automation and Test (DATE), pages 424-428, Paris, Feb. 1998.
-
(1998)
Proceedings of the European Conference on Design, Automation and Test (DATE)
, pp. 424-428
-
-
Post, G.1
Muller, A.2
Grötker, T.3
-
14
-
-
85088085498
-
Accelerating concurrent hardware design with behavioural modelling and system simulation
-
Jun.
-
A. Silburt et.al. Accelerating Concurrent Hardware Design with Behavioural Modelling and System Simulation. In Proc. of the Design Automation Conference (DAC), Jun. 1995.
-
(1995)
Proc. of the Design Automation Conference (DAC)
-
-
Silburt, A.1
-
15
-
-
84893710058
-
-
Synopsys. Eagle, http://www.synopsys.com.
-
-
-
-
17
-
-
0029505277
-
Compiled simulation of programmable DSP architectures
-
Osaka, Japan, Oct
-
V. Živojnović, S. Tjiang, and H. Meyr. Compiled simulation of programmable DSP architectures. In Proc. of IEEE Workshop on VLSI in Signal Processing, Osaka, Japan, pages 187-196, Oct. 1995.
-
(1995)
Proc. of IEEE Workshop on VLSI in Signal Processing
, pp. 187-196
-
-
Živojnović, V.1
Tjiang, S.2
Meyr, H.3
|