Analysis of the Influence of Register File Size on Energy Consumption, Code Size, and Execution Time

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 20, Issue 11, 2001, Pages 1329-1337

  Wehmeyer, L ^a   Jain, M K ^b   Steinke, S ^a   Marwedel, P ^a   Balakrishnan, M ^b  

^a TU DORTMUND UNIVERSITY   (Germany)

^b INDIAN INSTITUTE OF TECHNOLOGY DELHI   (India)

Author keywords

Application analysis; Compiler; Low power; Power model; Register file size

Indexed keywords

EID: 85008065564     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.959862     Document Type: Article

References (27)

1. K. Groebmair. (1999, Aug.) Bestselling C25 mobile phone now performs even better: The “C25 Power” features longer standby time and improved sound quality [Online]. Available: http://www.siemens.de/ic/products/cd/english/index/news/pressreleases/index.html
2. S. Steinke, R. Schwarz, L. Wehmeyer, and P. Marwedel, “Low power code generation for a RISC processor by register pipelining”, Dept. Comput. Sci. XII, Univ. Dortmund, Dortmund, Germany, 2001.
3. C. Lee, J. Lee, T. Hwang, and S. Tsai, “Compiler optimization on instruction scheduling for low power”, in Proc. 13th Int. Symp. System Synthesis, Sept. 2000, pp. 55-60.
4. P. R. Panda, N. D. Dutt, and A. Nicolau, Memory Issues in Embedded Systems-On-Chip: Optimizations and Exploration. Norwell, MA: Kluwer, 1999, pp. 52-71.
5. S. Steinke, C. Zobiegala, L. Wehmeyer, and P. Marwedel, “Moving program objects to scratch-pad memory for energy reduction”, Dept. Computer Science XII, Univ. Dortmund,, Dortmund, Germany, 2001.
6. Trimaran home page (1999). [Online]. Available: http://www.trimaran.org/index.html
7. R. Leupers, Retargetable Code Generation for Digital Signal Processors. Norwell, MA: Kluwer, 1997.
8. R. Johnk and P. Marwedel, “MIMOLA Reference Manual Version 3.45”, Dept. Comput. Sci. XII, Univ. Dortmund, Dortmund, Germany, Mar. 1993.
9. D. Brooks, V. Tiwari, and M. Martonosi, “Wattch: A framework for architectural-level power analysis and optimizations”, in Proc. ACM Int. Symp. Computer Architecture, June 2000, pp. 83-94.
10. J. Zalamea, J. Llosa, E. Ayguade, and M. Valero, “Software and hardware techniques to optimize register file utilization in VLIW architectures”, in Proc. Int. Workshop Advanced Compiler Technology for High Performance and Embedded Systems, July 2001, pp. 87-98.
11. M. K. Jain, M. Balakrishnan, and A. Kumar, “ASIP design methodologies: Survey and issues”, in Proc. IEEE/ACM Int. Conf. VLSI Design, Jan. 2001, pp. 76-81.
12. J. Kin, C. Lee, W. H. Mangione-Smith, and M. Potkonjak, “Power efficient mediaprocessors: Design space exploration”, in Proc. 36th Design Automation Conf., June 1999, pp. 321-326.
13. D. Singh, J. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Sehgal, and T. Mozden, “Power conscious CAD tools and methodologies: A perspective”, Proc. IEEE, vol. 83, pp. 570-594, Apr. 1995.
14. LANCE V2.0, R. Leupers. (2000). [Online]. Available: http://ls12-www.cs.uni-dortmund.de/~leupers/lanceV2/lanceV2.html
15. C. W. Fraser, D. R. Hanson, and T. A. Proebsting, “Engineering a simple, efficient code generator generator”, ACM Lett. Program. Lang. Syst., vol. 1, no. 3, pp. 213-226, 1992.
16. A. W. Appel, Modern Compiler Implementation in C. New York: Cambridge Univ. Press, 1998.
17. Gaisler Research, J. Gaisler. (2001). [Online]. Available: http://www.gaisler.com
18. ARM Ltd. home page (2000). [Online]. Available: http://www.arm.com
19. V. Tiwari, S. Malik, and A. Wolfe, “Power analysis of embedded software: A first step toward software power minimization”, in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 1994, pp. 384-390.
20. S. Steinke, M. Knauer, L. Wehmeyer, and P. Marwedel, “An accurate and fine grain instruction-level energy model supporting software optimizations”, in Proc. Int. Workshop Power and Timing Modeling, Optimization and Simulation, Sept. 2001, to be published.
21. Atmel Corp. home page (2000). [Online]. Available: http://www.atmel.com
22. M. Theokharidis. (2000) Measuring energy consumption of ARM7TDMI processor instructions. Dept. Comput. Sci. XII, Univ. Dortmund, Dortmund, Germany. [Online]. Available: http://ls12-www.cs.uni-dortmund.de/publications/theses
23. An Introduction to Thumb (1995, Mar.). [Online]. Available: http://www.arm.com
24. ARM Powered Products (2001). [Online]. Available: http://www.arm.com/arm/arm_powered?OpenDocument
25. V. Zivojnovic, J. Martinez, C. Schlaeger, and H. Meyr, “DSPstone: A DSP-oriented benchmarking methodology”, in Proc. Int. Conf. Signal Processing Applications and Technology, Dallas, TX, Oct. 1994, pp. 715-720.
26. St. S. Muchnick, Advanced Compiler Design and Implementation, 1st ed. San Mateo, California: Morgan Kaufmann, 1997.
27. C. H. Gebotys and R. J. Gebotys, “Network flow approach to data regeneration for low energy embedded system synthesis”, Integr. Computer-Aided Eng., vol. 5, no. 2, pp. 117-127, 1998.