EDA challenges facing future microprocessor design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 19, Issue 12, 2000, Pages 1498-1506

  Kam, Timothy ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Design correctness; Design flow; Design methodology; Design validation; Design verification; Electronic design automation; Low power design; Microprocessor design; Performance verification; Power management

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER HARDWARE DESCRIPTION LANGUAGES; MICROPROCESSOR CHIPS;

ELECTRONIC DESIGN AUTOMATION (EDA);

INTEGRATED CIRCUIT LAYOUT;

EID: 0034428063     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.898828     Document Type: Article

References (11)

1. S.Borkar, ISPD 2000 Invited Talk-EE Times. Apr. 14, 2000 ed., p. 73.
2. TSMC website. [Online] . Available: http://www.tsmc.com/
3. D. Pescovitz, "Wired for Speed," Scientic American, pp. 40-41, May 2000.
4. ITRS Roadmap (1999). [Online] . Available: http://www.itrs.net/1999_ SIA_Roadmap/Home.htm
5. P. Gelsinger et al, "Microprocessors circa 2000, " IEEE Spectrum, Mag., Oct. 1989.
6. Intel web site. Intel Corp., Folsom, CA. [Online] . Available: http://www. intel.com/intel/museum/25anniv/hof/moore.htm
7. C. Brown, "New gate geometry opens way for ultra-fine transistor geometries," EE Times, Nov. 26, 1999.
8. G. Yeap, Practical Low Power Digital VLSI Design. Norwell, MA: Kluwer Academic, 1998.
9. SRC Web Site. [Online] . Available: http://www.src.org
10. SRC Web Site PD problems. [Online] . Available: http://www.src.org/ areas/cadts/pd.dgw
11. J. Parkhurst et al., "SRC physical design top ten problems," in Proc. 1999 Int. Symp. Physical Design, pp. 55-58.