A capacitorless double-gate DRAM cell design for high density applications

Technical Digest - International Electron Devices Meeting

Volumn , Issue , 2002, Pages 843-846

  Kuo, Charles ^a   King, Tsu Jae ^a   Hu, Chenming ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; COMPUTER SIMULATION; ERROR ANALYSIS; MICROELECTRONICS; MOSFET DEVICES;

CELL DESIGN;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 0036932015     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. K. Kim, et. al., Trans. on Electron Devices, March 1998, pp. 598-608.
2. H.-J. Wann and C. Hu, IEDM, 1993, pp. 635-8.
3. S. Okhonin, et. al., IEEE Intl. SOI Conf., 2001, pp. 153-4.
4. T. Ohsawa, et. al., ISSCC, 2002, pp. 152-3.
5. C. Kuo, et. al., Electron Device Letters, June 2002, pp. 345-7.
6. W. Leung, et. al., IEEE Intl. ASIC/SOC Conference, Sept. 2000, pp. 32-6.
7. M. Chan, et. al., Electron Device letters, Jan. 1994, pp. 22-4.
8. X. Huang, et. al., IEDM, 1999, pp. 67-70.
9. G. G. Sahidi, IBM J. of Res. & Drv., March/May 2002, pp. 121-31.
10. K. Itoh, VLSI Memory Chip Design, Springer, New York, 2001.
11. T. Blalock and R. Jaeger, J. of Sol. State Circuits, April 1991, pp. 542-8.
12. I. Yang, et. al., Trans. on Electron Devices, May 1997, pp. 822-31.
13. International Technology Roadmap for Semiconductors, 2001.
14. T. Tsuchiya, et. al., IRPS, 1994, pp. 57-64.
15. K. Hui, et. al., IEEE Intl. SOI Conf., 1994, pp. 65-6.
16. W. R. McKee, et. al., IRPS, 1996, pp. 1-6.
17. R. W. Hamming, The Bell Sys. Tech. Journal, April 1950, pp. 147-60.