Hybrid Josephson-CMOS memory: A solution for the Josephson memory problem

Superconductor Science and Technology

Volumn 15, Issue 12, 2002, Pages 1669-1674

  Van Duzer, Theodore ^a   Feng, Yijun ^a   Meng, Xiaofan ^a   Whiteley, Stephen R ^a   Yoshikawa, Nobuyuki ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b YOKOHAMA NATIONAL UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; CRYOGENICS; SUPERCONDUCTIVITY;

SUPERCONDUCTIVE MEMORY;

JOSEPHSON JUNCTION DEVICES;

EID: 0036929506     PISSN: 09532048     EISSN: None     Source Type: Journal    
DOI: 10.1088/0953-2048/15/12/307     Document Type: Article

References (16)

1. Rowell J.M. 1966 Cryogenic supercurrent tunneling devices US Patent No 3281609 Matisoo J. 1966 Subnanosecond pair-tunneling to single-particle tunneling transitions in Josephson junctions Appl. Phys. Lett. 9 167-1168.
2. Rowell J.M. 1966 Cryogenic supercurrent tunneling devices US Patent No 3281609 Matisoo J. 1966 Subnanosecond pair-tunneling to single-particle tunneling transitions in Josephson junctions Appl. Phys. Lett. 9 167-1168.
3. Anacker W. 1969 Potential of superconductive Josephson tunneling technology for ultrahigh performance memories and processors IEEE Trans. Magn. 5 968-75.
4. Nasagawa S., Numata H., Hashimoto Y. and Tahara S. 1999 High-frequency clock operation of Josephson 256-word × 16 bit RAMs IEEE Trans. Appl. Supercond. 9 3708-13.
5. Kirichenko A.F., Sarwana S., Brock D.K. and Radpravar M. 2001 Pipelined DC-powered SFQ RAM IEEE Trans. Appl. Supercond. 11 537-40.
6. Nasagawa S., Hasegawa H., Hashimoto T., Suzuki H., Miyahara K. and Enomoto Y. 2001 Superconducting latching/SFQ hybrid RAM IEEE Trans. Appl. Supercond. 11 533-6.
7. Herr Q.P. and Eaton L. 1999 Towards a 16 kilobit, sub-nanosecond Josephson RAM Extended Abstracts, International Superconductive Electronics Conference ISEC'99 (21-25 June, Berkeley, CA, USA).
8. Fujiwara K., Hoshina H., Koshiyama J. and Yoshikawa N. 2002 Design and component test of RSFQ packet decoders for shift register memories Physica C at press.
9. Ghoshal U., Kroger H. and Van Duzer T. 1993 Superconductor-semiconductor memories IEEE Trans. Appl. Supercond. 3 2315-8.
10. Ghoshal U., Kishore S.V., Feldman A.R., Huynh L. and Van Duzer T. 1995 CMOS amplifier designs for Josephson-CMOS interface circuits IEEE Trans. Appl. Supercond. 5 2640-3.
11. Ghoshal U. 1995 Josephson-CMOS memories PhD Dissertation University of California, Berkeley.
12. Huynh L.T. 1994 Model of CMOS at 4.2 K. MS Report, EECS Department University of California, Berkeley.
13. Suzuki H., Inoue A., Imamura T. and Hasuo S. 1988 A semiconductor driver to interface Josephson junctions to semiconductor transistors Tech. Digest, International Electron Device Meeting (San Francisco, 11-14 December 1988) pp 290-93 Whiteley S.R., Hansen E.R., Hohenwarter G.K.G., Kuo F. and Faris S.M. 1988 Technologies for a superconducting sampling oscilloscope/time domain reflectometer: interconnection of high speed and high frequency devices and systems SPIE Proc. 947 138-45.
14. Suzuki H., Inoue A., Imamura T. and Hasuo S. 1988 A semiconductor driver to interface Josephson junctions to semiconductor transistors Tech. Digest, International Electron Device Meeting (San Francisco, 11-14 December 1988) pp 290-93 Whiteley S.R., Hansen E.R., Hohenwarter G.K.G., Kuo F. and Faris S.M. 1988 Technologies for a superconducting sampling oscilloscope/time domain reflectometer: interconnection of high speed and high frequency devices and systems SPIE Proc. 947 138-45.
15. Wrspice www.srware.com Whiteley Research, Inc.
16. Nakagawa H., Sogawa E., Kosaka S., Takada S. and Hayakawa H. 1982 Operating characteristics of Josephson four-junction logic (4JL) gate Japan. J. Appl. Phys. 21 L198-L200.