High-speed array multipliers based on on-the-fly conversion

ETRI Journal

Volumn 19, Issue 4, 1997, Pages 317-324

  Moh, Sang Man ^a   Yoon, Suk Han ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; ALGORITHMS; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK TOPOLOGY;

HIGH SPEED ARRAY MULTIPLIERS; ON THE FLY CONVERSION;

MULTIPLYING CIRCUITS;

EID: 0031375834     PISSN: 12256463     EISSN: None     Source Type: Journal    
DOI: 10.4218/etrij.97.0197.0401     Document Type: Article

References (13)

1. C. R. Baugh and B. A. Wooley, "A two's complement parallel array multiplication algorithm," IEEE Trans. on Computers, vol. 22, no. 12, pp. 1045-1047, Dec. 1973.
2. C. S. Wallace, "A suggestion for a fast multiplier," IEEE Trans. on Electronic Computers, pp. 14-17, Feb. 1964.
3. L. Dadda, "Some schemes for parallel multipliers," Alta Frequenza, vol. 19, pp. 349-356, May 1965. Reprinted in Computer Design Development, E. E. Swartzlander Jr., Ed. Rochelle Park, New Jersey: Hayden Book, 1976.
4. L. Dadda, "Some schemes for parallel multipliers," Alta Frequenza, vol. 19, pp. 349-356, May 1965. Reprinted in Computer Design Development, E. E. Swartzlander Jr., Ed. Rochelle Park, New Jersey: Hayden Book, 1976.
5. I. Koren, Computer Arithmetic Algorithms. Englewood Cliffs, New Jersey: Prenctice Hall, 1993. pp. 99-123.
6. K. Hwang, Computer Arithmetic: Principles, Architecture, and Design. New York: John Wiley & Sons, 1979. pp. 129-210.
7. M. Uya, K. Kaneko, and J. Yasui, "A CMOS floating-point multiplier," IEEE J. Solid State Circuits, vol. 19, no. 5, pp. 697-701, Oct. 1984.
8. M. D. Ercegovac and T. Lang, "Fast multiplication without carry-propagate addition," IEEE Trans. on Computers, vol. 39, no. 11, pp. 1385-1390, Nov. 1990.
9. M. D. Ercegovac and T. Lang, "On-the-fly conversion of redundant into conventional representations," IEEE Trans. on Computers, vol. 36, no. 7, pp. 895-897, July 1987.
10. P. Montuschi and L. Ciminiera, "n × n carry-save multipliers without final addition," Proc. 11th IEEE Symp. on Computer Arithmetic, June 1993. pp. 54-61.
11. P. E. Blankenship, "A comment on "A Two's complement Parallel Array Multiplication Algorithm"," IEEE Trans. on Computers, vol. 23, no. 12, pp. 1327, Dec. 1974.
12. S. Sunder, F. El-Guibaly, and A. Antoniou, "Two's-complement fast serial-parallel multiplier," IEE Proceedings - Circuits, Devices and Systems, vol. 142, no. 1, pp. 41-44, Feb. 1995.
13. N. Weste and K. Eshraghin, Principles of CMOS VLSI Design: A Systematic Perspective. Massachusetts: Addison Wesley, 1985. pp. 1-231.