An evolutionary approach to dynamic task scheduling on FPGAs with restricted buffer

Journal of Parallel and Distributed Computing

Volumn 62, Issue 9, 2002, Pages 1407-1420

  Middendorf, Martin ^a   Scheuermann, Bernd ^a   Schmeck, Hartmut ^a   ElGindy, Hossam ^b  

^a UNIVERSITY OF KARLSRUHE   (Germany)

^b UNIVERSITY OF NEW SOUTH WALES   (Australia)

Author keywords

Dynamic task scheduling; FPGAs; Genetic algorithms; Reconfigurable computing

Indexed keywords

EID: 0036748234     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1006/jpdc.2002.1853     Document Type: Article

References (17)

1. O. Diessel and H. ElGindy, "Partial FPGA Rearrangement by Local Repacking," Technical Report 97-08, Department of Computer Science and Software Engineering, The University of Newcastle, 1997.
2. O. Diessel, H. ElGindy, M. Middendorf, H. Schmeck, and B. Schmidt, Dynamic scheduling of tasks on partially reconfigurable FPGAs, IEE-Proc. Comput. Digital Tech. 147 (2000), 181-188.
3. J. G. Eldredge and B. L. Hutchings, Density enhancement of a neural network using FPGAs and run-time reconfiguration, in "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines" (D.A. Buell and K.L. Pocek, Eds.), pp. 180-188, IEEE Computer Society, Los Alamitos, CA, 1994.
4. J. Gause, P. Y. K. Cheung, and W. Luk, Static and dynamic reconfigurable Designs for a 2D shape-adaptive DCT, in "Field-Programmable Logic and Applications, Proceedings of the 10th International Conference (FPL 2000)" (R.W. Hartenstein and H. Grünbacher, Eds.), pp. 96-105, Springer-Verlag, Villach, Austria, 2000.
5. Deleted in proof.
6. T. Kean and A. Duncan, DES key breaking, encryption and decryption on the XC6216, in "IEEE Symposium on FPGAs for Custom Computing Machines," pp. 310-311, Los Alamitos, CA, April 1998.
7. K. Li and K. H. Cheng, Complexity of resource allocation and job scheduling problems on partitionable mesh connected systems, in "Proceedings of the First IEEE Symposium on Parallel and Distributed Processing," pp. 358-365, IEEE Computer Society, Los Alamitos, CA, 1989.
8. H. Mühlenbein and H.-M. Voigt, Gene pool recombination in genetic algorithms, in "Proceedings of the Metaheuristics International Conference" (I.H. Osman and J.P. Kelly, Eds.), Kluwer Academic Publishers, Norwell, 1995.
9. G. K. M. Purna and D. Bhatia, Temporal partitioning and scheduling data flow graphs for reconfigurable computers, IEEE Trans. Comput., 48 (1999), 579-590.
10. Y. Seong-Moo, H. Choo, H. Yong, C. Yu, and Y. Lee, On task relocation in two-dimensional meshes, J. Parallel Distrib. Comput. 60 (2000), 616-638.
11. H. Simmler, E. Levinson, and R. Männer, Multitasking on FPGA coprocessors, in "Field-Programmable Logic and Applications, Proceedings of the 10th International Conference (FPL 2000)" (R.W. Hartenstein and H. Grünbacher, Eds.), pp. 121-130, Springer-Verlag, Villach, Austria, 2000.
12. M. Teich, S. Fekete, and J. Schepers, Compile-time optimization of dynamic hardware reconfigurations, in "Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA'99)," Las Vegas, U.S.A., 1999.
13. R. Tessier, "Fast Place and Route Approaches for FPGAs," Ph.D. Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 1999.
14. M. Vasilko and D. Ait-Boudaoud, Scheduling for dynamically reconfigurable FPGAs, in "Proceedings of International Workshop on Logic and Architecture Synthesis," pp. 328-336, Grenoble, 1995.
15. M. Vasilko and G. Benyon-Tinker, Automatic temporal floorplanning with guarantied solution feasibility, in "Field-Programmable Logic and Applications, Proceedings of the 10th International Conference (FPL 2000)" (R.W. Hartenstein and H. Grünbacher, Eds.), pp. 656-664, Springer-Verlag, Villach, Austria, 2000.
16. J. Villasenor, C. Jones, and B. Schoner, Video communications using rapidly reconfigurable hardware, IEEE Trans. Circuits Systems Video Technol. 5 (1995), 565-567.
17. J. E. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. H. Touati, and P. Boucard, Programmable active memories: reconfigurable systems come of age, IEEE Trans. Very Large Scale Integration (VLSI) Systems 4 (1996), 56-69.