Static and dynamic reconfigurable designs for a 2D shape-adaptive DCT

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1896, Issue , 2000, Pages 96-105

  Gause, Jörn ^a   Cheung, Peter Y K ^a   Luk, Wayne ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; DISCRETE COSINE TRANSFORMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE CODING; INTEGRATED CIRCUIT DESIGN; RECONFIGURABLE ARCHITECTURES; VIDEO SIGNAL PROCESSING;

DATA DEPENDENCE GRAPHS; DYNAMIC APPROACHES; DYNAMICALLY RECONFIGURABLE LOGIC; INPUT PARAMETER; MULTIMEDIA VIDEO PROCESSING; RECONFIGURABLE DESIGNS; RECONFIGURATION TIME; SHAPE-ADAPTIVE DISCRETE COSINE TRANSFORM;

RECONFIGURABLE HARDWARE;

EID: 10044227107     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-44614-1_11     Document Type: Conference Paper

References (13)

1. Pirsch, P., Stolberg, H.-J.: VLSI Implementations of Image and Video Multimedia Processing Systems. IEEE Trans. Circuits Syst. Video Technol. 8 (1998) 878-891
2. MPEG Group: Overview of the MPEG-4 Standard. ISO/IEC JTC1/SC29/WG11 N2725 (1999)
3. Sikora, T., Makai, B.: Low Complexity Shape-Adaptive DCT for Generic Coding of Video. Proc. Workshop on Image Analysis and Image Coding (1994)
4. MPEG Group: MPEG-4 Video Verification Model Version 15.0. ISO/IEC JTC1/ SC29/WG11 N3093 (1999)
5. Haynes, S.D., Stone, J., Cheung, P.Y.K., Luk, W.: Video Image Processing with the SONIC Architecture. IEEE Computer 33 (2000) 50-57
6. Le, T., Wendt, M., Glesner, M.: VLSI-Architecture of a Time-Recursive 2-D Shape-Adaptive DCT Processor for Generic Coding of Video. Proc. Intern. Conf. on Signal Processing Applications and Technology (1997) 1238-1242
7. Le, T., Glesner, M.: A New Flexible Architecture for Variable Length DCT Targeting Shape-Adaptive Transform. Proc. IEEE International Conference on Acoustics, Speech, and Signal Processing 4 (1999) 1949-1952
8. Peled, A., Liu, B.: A New Hardware Realization of Digital Filters. IEEE Trans. Acoust., Speech, Signal Process. 22 (1974) 456-462
9. Sun, M.T., Wu, L., Liou, M.L.: A Concurrent Architecture for VLSI Implementation of Discrete Cosine Transform. IEEE Trans. Circuits Syst. 34 (1987) 992-994
10. Haynes, S.D., Cheung, P.Y.K.: A Reconfigurable Multiplier Array For Video Image Processing Tasks, Suitable For Embedding In An FPGA Structure. Proc. IEEE Symposium on FPGAs for Custom Computing Machines (1998) 226-234
11. Altera Inc.: FLEX 10KE Embedded Programmable Logic Family Data Sheet (1999)
12. TM 2.5 V Field Programmable Gate Arrays (2000)
13. Chang, D., Marek-Sadowska, M.: Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs. IEEE Trans. on Computers 48 (1999) 565-578