Architectural differences of efficient sequential and parallel computers

Journal of Systems Architecture

Volumn 47, Issue 13, 2002, Pages 1017-1041

  Forsell, Martti J ^a  

^a VTT TECHNICAL RESEARCH CENTRE OF FINLAND   (Finland)

Author keywords

Computer architecture; Parallel computation; Pipeline organization; Processor architecture; Sequential computation

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; PIPELINE PROCESSING SYSTEMS; PROGRAM PROCESSORS; SEQUENTIAL CIRCUITS;

VERY LONG INSTRUCTION WORDS (VLIW);

PARALLEL PROCESSING SYSTEMS;

EID: 0036642082     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(02)00064-4     Document Type: Article

References (45)

1. On the physical design of PRAMs
2. Dynamic dependency analysis of ordinary programs
3. The engineering design of the stretch computer
4. IMPACT: An architectural framework for multiple-instruction-issue processors
5. LogP: Towards a realistic model of parallel computation
6. Evaluating performance tradeoffs between fine-grained and coarse-grained alternatives
7. Characterization of branch and data dependencies in programs for evaluating pipeline performance
8. Trace scheduling: A technique for global microcode compaction
9. Very long instruction word architectures and ELI-512
10. Are multiport memories physically feasible?
11. Minimal pipeline architecture-an alternative to superscalar architecture
12. MTAC - A multithreaded VLIW architecture for PRAM simulation
13. Parallelism in random access machines
14. Computer Architecture: A Quantitative Approach
15. Communicating Seguential Process
16. Introduction to Parallel Algorithms
17. Available instruction-level parallelism for superscalar and superpipelined machines
18. Practical PRAM Programming
19. Measuring parallelism in computation-intensive scientific/engineering applications
20. Optimal pipelining in supercomputers
21. Limits of the control flow parallelism
22. Performance of work-optimal PRAM simulation algorithms on coated meshes
23. Multithreaded Processor Design
24. SuperDLX-A generic superscalar simulator
25. Measuring the parallelism available for very long instruction word architectures
26. How to emulate shared memory
27. Limits on multiple instruction issue
28. Instruction-level distributed processing
29. Instruction issue logic for high-performance interruptable pipelined processor
30. Speculative multithreaded processors
31. Parallel operation in the control data 6600
32. Simultaneous multithreading: Maximizing on-chip parallelism
33. A bridging model for parallel computation