Minimal pipeline architecture - An alternative to superscalar architecture

Microprocessors and Microsystems

Volumn 20, Issue 5, 1996, Pages 277-284

  Forsell, Martti J ^a  

^a UNIVERSITY OF EASTERN FINLAND   (Finland)

Author keywords

Computer architecture; Pipelining; Superscalar processor; VLIW

Indexed keywords

INTERCONNECTION NETWORKS; MICROCOMPUTERS; PIPELINE PROCESSING SYSTEMS;

MINIMAL PIPELINE ARCHITECTURE; SUPERSCALAR PROCESSORS;

COMPUTER ARCHITECTURE;

EID: 0030231362     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/0141-9331(96)01092-7     Document Type: Article

References (13)

1. M. Flynn, Computer Architecture - Pipelined and Parallel Processor Design, Jones and Bartlett Publishers, Boston, MA, 1995.
2. J. Hennessy and D. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Mateo, CA, 1990.
3. P. Kogge, The Architecture of Pipelined Computers, Hemisphere Publishing, Washington, DC, 1981.
4. W. Johnson, Super-scalar processor design, Technical Report No. CSL-TR-89-383, 1989 (Stanford University).
5. A. Smith and J. Lee, Branch prediction strategies and branch target buffer design. Computer 17 (January 1984) 6-22.
6. R. Tomasulo, An efficient algorithm for exploiting multiple arithmetic units. IBM J. Res. Dev. 11 (December 1967), 25-33.
7. J. Fisher, Very long instruction word architectures and ELI-512, in Proc. 10th Annual Int. Symp. on Computer Architecture, June 13-17, 1983, Computer Society Press of the IEEE, Washington, DC, pp. 140-150.
8. A. Nicolau and J. Fisher, Measuring the parallelism available for very long instruction word architectures. IEEE Trans. Comput. C-33, (1984) 968-976.
9. P. Chang, S. Mahlke, W. Chen, N. Warter and W. Hwu, IMPACT: An architectural framework for multiple-instruction-issue processors, in Proc. 18th Annual Int. Symp. on Computer Architecture, May 27-30, 1991, Toronto, Association for Computing Machinery, New York, pp. 266-275.
10. J. Fisher, Trace Scheduling: A technique for global microcode compaction. IEEE Trans. Comput. C-30, (1981) 478-490.
11. M. Forsell, Licentiate Thesis, Department of Computer Science, University of Joensuu, Joensuu, 1994.
12. C. Moura, SuperDLX - A generic superscalar simulator, ACAPS Technical Memo 64, 1993 (McGill University, Montreal, Canada).
13. D. Dizel, The hardware architecture of the CRISP microprocessor, in Proc. 14th Annual Int. Symp. on Computer Architecture, June 2-5, 1987, Pittsburgh, PA, Computer Society Press of the IEEE, Washington, DC, pp. 309-319.