MTAC - A multithreaded VLIW architecture for PRAM simulation

Journal of Universal Computer Science

Volumn 3, Issue 9, 1997, Pages 1037-1055

  Forsell, Martti ^a  

^a UNIVERSITY OF EASTERN FINLAND   (Finland)

Author keywords

Chaining; Multithreading; PRAM; VLIW

Indexed keywords

EID: 0001136728     PISSN: 0958695X     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (35)

1. [Abolhassan 93] Abolhassan, F., Drefenstedt, R., Keller, J., Paul, W., Scheerer, D.: "On the Physical Design of PRAMs"; Computer Journal, 36, 8 (1993), 756-762.
2. [Agarwal 93] Agarwal, A., Kubiatowicz, J., Kranz, D., Lim, B., Yeung, D., D'Souza, G., Parkin, M.: "Sparcle: An Evolutionary Processor Design for Large-Scale Multiprocessors", IEEE Micro, June 1993, 48-61.
3. [Alverson 90] Alverson, R., Callahan, D., Cummings, D., Kolblenz, B., Porterfield, A., Smith, B.: "The Tera Computer System"; Proceedings of the International Conference on Supercomputing, Amsterdam, The Netherlands (1990), 1-6.
4. [Brent 74] Brent, R. P.: "The parallel evaluation of general arithmetic expressions"; Journal of the ACM, 21, 201-206.
5. [Burnett 70] Burnett, G, J., Coffman, E.G.: "A Study of Interleaved Memory Systems"; AFIPS Conference Proceedings SJCC, 36 (1970), 467-474.
6. [Chang 91] Chang, P., Mahlke, S., Chen, W., Warter, N., Hwu, W.: "IMPACT: An architectural framework for multiple-instruction-issue processors"; Proceedings of the 18th Annual International Conference on Computer Architecture, Toronto, Canada (1991), 266-275.
7. [Enslow (74)] Enslow, P. H.: "Multiprocessors and parallel processing"; John Wiley&Sons / New York (1974).
8. [Feldman 92] Feldman, Y., Shapiro, E.: "Spatial Machines: A More Realistic Approach to Parallel Computation"; Communications of the ACM, 35, 10 (1992), 61-73.
9. [Fisher 81] Fisher, J.: "Trace Scheduling: A technique for global microcode compaction"; IEEE Transactions on Computers, C-30, (1981), 478-490.
10. [Fisher 83] Fisher, J.: "Very long instruction word architectures and ELI-512"; Proceedings of the 10th Annual International Symposium on Computer Architecture, USA (1983), 140-150.
11. [Forsell 94] Forsell, M.: "Are multiport memories physically feasible?", Computer Architecture News, 22, 4 (1994), 47-54.
12. [Forsell 96a] Forsell, M., Leppänen, V., Penttonen, M.: "Efficient Two-Level Mesh based Simulation of PRAMs"; Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks, Beijing, China (1996), 29-35.
13. [Forsell 96b] Forsell, M.: "Minimal Pipeline Architecture - an Alternative to Superscalar Architecture"; Microprocessors and Microsystems, 20, 5 (1996), 277-284.
14. [Forsell 97] Forsell, M.: "MTACSim - A Simulator for MTAC"; In preparation, Department of Computer Science, University of Joensuu, Finland (1997).
15. [Fortune 78] Fortune, S., Wyllie, J.: "Parallelism in Random Access Machines"; Proceedings of 10th ACM STOC (1978), 114-118.
16. [Gajski 83] Gajski, D., Kuck, D., Lawrie, D., Sameh, A.: "CEDAR-A Large Scale Multiprocessor"; Proceedings of International Conference on Parallel Processing (1983), 524-529.
17. [Gottlieb 83] Gottlieb, A., Grishman, R., Kruskal, C. P., McAuliffe, K. P., Rudolph, L., Snir, M.: "The NYU Ultracomputer - Designing a MIMD, shared-memory parallel machine"; IEEE Transactions on Computers, C-32, (1983) 175-189.
18. [Hennessy (90)] Hennessy, J., Patterson, D.: "Computer Architecture: A Quantitative Approach"; Morgan Kaufmann Publishers Inc. (1990).
19. [Hillis (85)] Hillis, W. D.: "The Connection Machine", The MIT Press, (1985).
20. [Janik 97] Janik, K., Lu, S., Miller, M.: "Advances of the Counterflow Pipeline Microarchitecture"; to appear in Proceedings of the Third International Symposium on High-Performance Computer Architecture, (1997).
21. [Johnson 89] Johnson, W.: "Super-scalar processor design"; Technical Report No. CSE-TR-89-383, Stanford University, USA (1989).
22. [Jouppi 89] Jouppi, N. P., Wall, D. W.: "Available Instruction Level Parallelism for Superscalar and Superpipelined Machines"; Proceedings of the 3rd Conference on Architectural Support for Programming Languages and Operating Systems, Boston, USA (1989), 272-282.
23. [Karp 69] Karp, R. M., Miller, R. E.: "Parallel Program Schemata"; Journal of Computer and System Sciences, 3, 2 (1969), 147-195.
24. [Keller 94] Keller, J., Paul, W., Scheerer, D.: "Realization of PRAMs: Processor Design"; Proc. of WDAG '94, 8th International Workshop on distributed Algorithms, Terschelling, The Netherlands (1994), 17-27.
25. [Leighton (91)] Leighton, T. F.: "Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes"; Morgan Kaufmann, San Mateo (1992).
26. [McColl (92)] McColl, W. F.: "General Purpose Parallel Computing, Lectures on Parallel Computation, Proceedings 1991 ALCOM Spring School on Parallel Computation (Editors: A. M. Gibbons and P. Spirakis)"; Cambridge University Press, Cambridge (1992), 333-387.
27. [Moore (96)] Moore, S.: "Multithreaded Processor Design"; Kluwer Academic Publishers, Boston (1996).
28. [Nicolau 84] Nicolau, A., Fisher, J.: "Measuring the parallelism available for very long instruction word architectures"; IEEE Transactions on Computers, C-33, (1984), 968-976.
29. [Patterson 82] Patterson, D., Sequin, C.: "A VLSI RISC"; Computer, 15, 9 (1982), 8-21.
30. [Pfister 85] Pfister, G. F., Brantley, W. C., George, D. A., Harvey, S. E., Kleinfelder, W. J., McAuliffe, K. P., Melton, E. A., Norton, V. A., Weiss, J.: "The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture"; Proceedings of International Conference on Parallel Processing (1985), 764-771.
31. [Prechelt 93] Prechelt, L.: "Measurements of MasPar MP-1216A Communication Operations"; Technical Report 01/93, Universität Karlsruhe, Karlsruhe, Germany (1993).
32. [Ranade 87] Ranade, A. G., Bhatt, S. N., Johnson, S. L.: "The Fluent Abstract Machine", Technical Report Series BA87-3, Thinking Machines Corporation (1987).
33. [Schwarz 66] Schwarz, J. T.: "Large Parallel Computers"; Journal of the ACM, 13, 1 (1966), 25-32.
34. [Schwarz 80] Schwarz, J. T.: "Ultracomputers"; ACM Transactions on Programming Languages and Systems, 2, 4 (1980), 484-521.
35. [Sproull 94] Sproull, R. F., Sutherland, I. E., Molnar, C. E.: "Counterflow Pipeline Processor Architecture"; IEEE Design and Test of Computers, 11, 3 (1994), 48-59.