On the low-power implementation of FIR filtering structures on single multiplier DSPs

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 49, Issue 3, 2002, Pages 223-229

  Erdogan, Ahmet Teyfik ^a   Arslan, Tughrul ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

Digital signal processors (DSPs); Finite impulse response (FIR) filters; Low power design; Switching activity

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; ELECTRIC POWER UTILIZATION; SWITCHING;

TRANSPOSE DIRECT FORM (TDF);

FIR FILTERS;

EID: 0036491217     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2002.1013870     Document Type: Article

References (18)

1. Low power CMOS digital design
2. Circuit activity based logic synthesis for tow power reliable operations
3. Power efficient technology decomposition and mapping under an extended power consumption model
4. Bus-invert coding for low-power I/O
5. Optimazing arithmetic elements for signal processing
6. Minimizing power consumption in digital CMOS circuits
7. Low power coefficient segmentation algorithm for FIR filter implementation
8. Data block processing for low power implementation of direct form FIR filters on single multiplier CMOS DSP's
9. Coefficient optimization for low power realization of FIR filters
10. Low power digital filtering using approximate processing
11. Algorithms for low power and high speed FIR filter realization using differential coefficients
12. Low power realization of FIR filters using multirate architectures
13. Techniques for low power realization of FIR filters
14. Low power multiplication schemes for single multiplier CMOS based FIR digital filter implementations
15. Structural synthesis of cell-based VLSI circuits using a multi-objective genetic algorithm