메뉴 건너뛰기




Volumn , Issue , 2002, Pages 909-914

Processing, properties, and reliability of electroplated lead-free solder bumps

Author keywords

Electroplating process; Lead free solder bump; Sn Ag eutectic alloy; Sn Ag Cu eutectic alloy; Sn Cu eutectic alloy

Indexed keywords

COMPOSITION; ELECTROPLATING; EUTECTICS; LEAD; LOW TEMPERATURE EFFECTS; MICROSTRUCTURE; TIN ALLOYS;

EID: 0036457590     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (1)

References (11)
  • 1
    • 0031362907 scopus 로고    scopus 로고
    • Eutectic solder bumped flip chip development
    • st IEMT Symp., pp.319.325, 1997.
    • (1997) st IEMT Symp. , pp. 319-325
    • Akashi, T.1
  • 2
    • 0034479501 scopus 로고    scopus 로고
    • Eutectic Sn-Ag solder bump process for ULSI flip chip technology
    • th ECTC Symp. Pp. 1095-1100 (2000).
    • (2000) th ECTC Symp. , pp. 1095-1100
    • Ezawa, H.1
  • 3
    • 0031362368 scopus 로고    scopus 로고
    • Eutectic solder bump process for ULSI flip chip technology
    • H. Ezawa, et al., "Eutectic Solder Bump Process for ULSI Flip Chip Technology", Proc IEEE/CPMT Int Electron Manuf. Technol. Symp. Vol.21st Page.293.298 1997.
    • (1997) Proc IEEE/CPMT Int Electron Manuf. Technol. Symp. , vol.21 , pp. 293-298
    • Ezawa, H.1
  • 4
    • 0003150473 scopus 로고    scopus 로고
    • Semiconductor packaging in 1999; emerging trends
    • March/April
    • E. Jan Vardaman, "Semiconductor Packaging in 1999; Emerging Trends", Advancing Microelectronics, March/April 1999, pp.23-25.
    • (1999) Advancing Microelectronics , pp. 23-25
    • Vardaman, E.J.1
  • 5
    • 0002054912 scopus 로고    scopus 로고
    • Sn-Ag solder bump using two-step plating process
    • M. Miyata, et al., "Sn-Ag Solder Bump using two-step Plating Process", Proceeding, 2000 IEMT/IMC, (2000), pp. 122-127.
    • (2000) Proceeding, 2000 IEMT/IMC , pp. 122-127
    • Miyata, M.1
  • 7
    • 0012069638 scopus 로고    scopus 로고
    • Fine Plating, No.55, Tokyo, Japan Dec. 22
    • J. Yoshioka, "Plating on Wafer", Fine Plating, No.55, Tokyo, Japan Dec. 22, (1999), pp.67-85.
    • (1999) Plating on Wafer , pp. 67-85
    • Yoshioka, J.1
  • 8
    • 0030647431 scopus 로고    scopus 로고
    • Flip chip underfill reliability of CSP during IR reflow soldering
    • April
    • th IRPS, April 1997.
    • (1997) th IRPS
    • Oshima, Y.1
  • 9
    • 0030685186 scopus 로고    scopus 로고
    • Eutectic solder flip chip technology, bumping and assembly process development for CSP/BGA
    • th ECTC, pp.325.331, 1997.
    • (1997) th ECTC , pp. 325-331
    • Aoki, H.1
  • 11
    • 0034297729 scopus 로고    scopus 로고
    • Phase equilibria and the related properties of Sn-Ag-Cu based Pb-free solder alloys
    • I. Ohnuma, et al., "Phase Equilibria and the Related Properties of Sn-Ag-Cu Based Pb-free Solder Alloys", J. Electron. Mater., 29, (2000), pp.1137-1144.
    • (2000) J. Electron. Mater. , vol.29 , pp. 1137-1144
    • Ohnuma, I.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.