메뉴 건너뛰기




Volumn , Issue , 2002, Pages 468-473

A low power pseudo-random BIST technique

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; ELECTRIC POWER SUPPLIES TO APPARATUS; FAILURE ANALYSIS; INTEGRATED CIRCUIT LAYOUT; PROBABILITY; SWITCHING CIRCUITS; TIMING CIRCUITS;

EID: 0036395397     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (29)

References (13)
  • 1
    • 0002129847 scopus 로고
    • A distributed BIST control scheme for complex VLSI devices
    • Y. Zorian, "A distributed BIST Control Scheme for Complex VLSI Devices", Proc. of VLSI Test Symposium, pp. 4-9, 1993.
    • (1993) Proc. of VLSI Test Symposium , pp. 4-9
    • Zorian, Y.1
  • 3
    • 0032759312 scopus 로고    scopus 로고
    • Assignment and reordering of incompletely specified pattern sequences targeting minimum power dissipation
    • P. Flores, J. Costa, H. Neto, J. Monterio, and J. Marques-Silva, "Assignment and Reordering of incompletely Specified Pattern Sequences Targeting Minimum Power Dissipation", Proc. of Int'l Conf on VLSI Design, pp. 37-41, 1999.
    • (1999) Proc. of Int'l Conf on VLSI Design , pp. 37-41
    • Flores, P.1    Costa, J.2    Neto, H.3    Monterio, J.4    Marques-Silva, J.5
  • 4
    • 0031376352 scopus 로고    scopus 로고
    • DS-LFSR: A new BIST TPG for low heat dissipation
    • S. Wang, and S.K. Gupta, "DS-LFSR: A New BIST TPG for Low Heat Dissipation", Proc. of Int'l Test Conference, pp. 848-857, 1997.
    • (1997) Proc. of Int'l Test Conference , pp. 848-857
    • Wang, S.1    Gupta, S.K.2
  • 9
    • 0033325521 scopus 로고    scopus 로고
    • LT-RTPG: A new test-per-scan BIST TPG for low heat dissipation
    • S. Wang, and S. K. Gupta, "LT-RTPG: A New Test-Per-Scan BIST TPG for Low Heat Dissipation", Proc. of Int'l Test Conference, pp. 85-94, 1999.
    • (1999) Proc. of Int'l Test Conference , pp. 85-94
    • Wang, S.1    Gupta, S.K.2
  • 10
    • 0034479271 scopus 로고    scopus 로고
    • Adapting scan architectures for low power operation
    • L. Whatsel, "Adapting Scan Architectures for Low Power Operation", Proc. of Int'l Test Conference, pp. 863-872, 2000.
    • (2000) Proc. of Int'l Test Conference , pp. 863-872
    • Whatsel, L.1
  • 12
    • 0021574326 scopus 로고
    • Applications of testability analysis: From ATPG to critical delay path tracing
    • F. Brglez, P. Pownall, and R. Rum, "Applications of Testability Analysis: From ATPG to Critical Delay Path Tracing", Proc. of Int'l Test Conference, pp. 705-712, 1984.
    • (1984) Proc. of Int'l Test Conference , pp. 705-712
    • Brglez, F.1    Pownall, P.2    Rum, R.3
  • 13
    • 0003603813 scopus 로고
    • Computers and intractability: A guide to the theory of NP-completeness
    • Freeman, New York
    • M.R. Garey, and D.S. Johnson, "Computers and Intractability: A Guide to the Theory of NP-Completeness", Freeman, New York, 1979.
    • (1979)
    • Garey, M.R.1    Johnson, D.S.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.