Evaluation of multi-queue buffered multistage interconnection networks under uniform and non-uniform traffic patterns

International Journal of Systems Science

Volumn 28, Issue 11, 1997, Pages 1115-1128

  Jason’ Ding, Jianxun ^a   Bhuyan, Laxmi N ^b  

^a INTEL CORPORATION   (United States)

^b TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; MATHEMATICAL MODELS; PERFORMANCE; PROBABILITY; STORAGE ALLOCATION (COMPUTER);

BUFFER ALLOCATION; MULTISTAGE INTERCONNECTION NETWORK;

INTERCONNECTION NETWORKS;

EID: 0031271961     PISSN: 00207721     EISSN: 14645319     Source Type: Journal    
DOI: 10.1080/00207729708929472     Document Type: Article

References (15)

1. Bhuyan, L. N. Yang, Q., and Agrawal, D. P., 1989, Performance of multi processor interconnection networks. IEEE Computer, 22 (2), 25-37.
2. Dally, W. J., 1992, Virtual-channel flow control. IEEE Transactions on Parallel and Distributed Systems, 3, 194-205.
3. Ding, J., and Bhuyan, L. N., 1991, Performance evaluation of multistage interconnection networks with finite buffers. Proceedings 1991International Conference on Parallel Processing, St. Charles, Illinois, U.S.A., Vol. I, pp. 592-599.
4. Ding, J., and Bhuyan, L. N., 1993, Analysis of multi-queue buffer allocation schemes in multistage interconnection networks. TR CS-93-05, Department of Computer Science, Texas A&M University, U.S.A.
5. Ding, J., and Bhuyan, L. N., 1994, Finite buffer analysis of multistage interconnection network. IEEE Transactions on Computers, 43, 243-247.
6. Ding, J., and Jiang, H., 1993, Modelling a class of priority-based ATM communication switch designs. Proceedings of (GLOBE-COM’93) the 1993 IEEE Global Telecommunications Conference, Houston, TX, U.S.A., pp. 729-733.
7. Goli, P., and Kumar, V. P., 1992, Performance of a crosspoint buffered ATM switch fabric. Proceedings of (INFOCOM’92), the 1992 IEEE Conference on Computer Communications, Florence, Italy, pp. 3D. 1.-3D. 1.10.
8. Jenq, Y. C., 1983, Performance of a packet switch based on single-buffered banyan network. IEEE Journal of Selected Areas on Communications, 1, 1015-1021.
9. Kim, H. S., and Leon-Garcia, A., 1990, Performance of buffered banyan networks under nonuniform traffic patterns. IEEE Transactions on Communications, 38, 648-658.
10. Manna va, P. K., and Ding, J., 1993, Analysis of wormhole routing in multistage interconnection networks. Proceedings of High Performance Computing Symposium, Calgory, Canada, pp. 83-90.
11. Mun, Y., and Youn, H. Y., 1994, Performance analysis of finite buffered multistage interconnection networks. IEEE Transactions on Computers, 43 (4), 153-161.
12. Tamir, Y., and Frazier, L., 1989, The design and implementation of a multi-queue buffers for VLSI communication switches. Proceedings of 1989 International Conference on Computer Design, Cambridge, Massachusetts, U.S.A., pp. 466-471.
13. Tamir, Y., and Frazier, L., 1992, Dynamically-allocated multi-queue buffers for VLSI communication switches. IEEE Transactions on Computers, 41, 725-737.
14. Wu, L. T., 1985, Mixing traffic in a buffered banyan network. Proceedings of ACM 9th Data Communications Symposium, Dallas, Texas, U.S.A., pp. 134-139.
15. Yoon, H., Lee, K. Y., and Liu, M. T., 1990, Performance analysis of multibuffered packet-switching networks in multiprocessor systems. IEEE Transactions on Computers, 39 (3), 319-327.