Charge-based MOS correlated double sampling comparator and folding circuit

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 5, Issue , 2002, Pages

  Genov, Roman ^a   Cauwenberghs, Gert ^a  

^a Johns Hopkins University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITORS; CHARGE TRANSFER DEVICES; DIFFERENTIAL EQUATIONS; ELECTRIC POTENTIAL; INTEGRATED CIRCUIT LAYOUT; MOSFET DEVICES;

CHARGE-BASED MOS CORRELATED DOUBLE SAMPLING COMPARATOR; FOLDING CIRCUIT; LOG-DOMAIN INTEGRATOR;

COMPARATOR CIRCUITS;

EID: 0036296194     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. Oversampled methods for A/D and D/A conversion
2. Charge-mode parallel architecture for matrix-vector multiplication
3. Stochastic mixed-signal VLSI architecture for high-dimensional kernel machines
4. Analog VLSI architectures for motion processing: From fundamental limits to system applications
5. Retinomorphic vision systems
6. CMOS charge-transfer preamplifier for offset-fluctuation cancellation in low-power converters
7. A 10b 300MHz interpolated-parallel A/D converter
8. Error suppressing encode logic of FDCL in 6-bit flash A/D converter
9. Massively parallel inner-product array processor