Massively parallel inner-product array processor

Proceedings of the International Joint Conference on Neural Networks

Volumn 1, Issue , 2001, Pages 183-188

  Genov, R ^a   Cauwenberghs, G ^a  

^a Johns Hopkins University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; APPROXIMATION THEORY; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER WORKSTATIONS; DIGITAL ARITHMETIC; DYNAMIC RANDOM ACCESS STORAGE; INTERFACES (COMPUTER); MULTIPLYING CIRCUITS; PERSONAL COMPUTERS; REAL TIME SYSTEMS; VECTORS;

ANALOG ACCUMULATOR; BINARY MULTIPLIER; CHARGE INJECTION DEVICE; DIGITAL INTERFACE; FUNCTION APPROXIMATOR;

PARALLEL PROCESSING SYSTEMS;

EID: 0034856677     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. SPERT-II: A vector microprocessor system and its application to large problems in backpropagation training
2. A pixel-parallel image processor using logic pitch-matched to dynamic memory
3. Array-based analog computation
4. A programmable CCD signal processor
5. A parallel analog CCD/CMOS neural network IC
6. Pattern matching and parallel processing with CCD technology
7. A general purpose neuro-image processor architecture
8. An electrically trainable artificial neural network (ETANN) with 10,240 floating gate synapses
9. Programmable analog vector-matrix multipliers
10. Analysis and verification of an analog VLSI incremental outer-product learning system
11. A 16×16 non-volatile programmable analog vector-matrix multiplier
12. Current-mode subthreshold MOS circuits for analog VLSI neural systems
13. Micropower techniques
14. Charge-mode parallel architecture for matrix-vector multiplication
15. Analog array processor with digital resolution enhancement and offset compensation
16. A training algorithm for optimal margin classifier
17. A general framework for object detection