A trace driven study of packet level parallelism

IEEE International Conference on Communications

Volumn 4, Issue , 2002, Pages 2191-2195

  Liu, Huan ^a  

^a Stanford University   (United States)

Author keywords

Network Processor; Packet Level Parallelism; Processing Engines

Indexed keywords

BUFFER STORAGE; CONSTRAINT THEORY; INTERNET; ROUTERS; SWITCHING; TELECOMMUNICATION TRAFFIC;

INSTRUCTION LEVEL PARALLELISM (ILP); PACKET LEVEL PARALLELISM (PLP);

PACKET NETWORKS;

EID: 0036285050     PISSN: 05361486     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. Trace processors
2. Multiscalar processors
3. A new network processor architecture for high-speed communications
4. Design issues for high-performance active routers
5. Dynamic hardware plugins (DHP) exploiting reconfigurable hardware for high-performance programmable routers
6. A network processor architecture for flexible QoS control in very high-speed line interfaces
7. Network processors: A perspective on market requirements, processor architectures and embedded S/W tools
8. IP-address lookup using LC-tries
9. Scalable high-speed IP routing lookups
10. Fast routing table lookup using CAMs
11. Technologies and building blocks for fast packet forwarding