Dynamic hardware plugins (DHP): Exploiting reconfigurable hardware for high-performance programmable routers

2001 IEEE Open Architectures and Network Programming Proceedings, OPENARCH 2001

Volumn , Issue , 2001, Pages 25-34

  Taylor, D E ^a   Turner, J S ^a   Lockwood, J W ^a  

^a WASHINGTON UNIVERSITY   (United States)

Author keywords

active networking; port processor; Programmable router; reconfigurable hardware

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER PROGRAMMING; DYNAMIC LOADS; HARDWARE; MEMORY ARCHITECTURE; NETWORK ARCHITECTURE; ROUTERS;

ACTIVE NETWORKING; HARDWARE PLUG-INS; MULTIPLE APPLICATIONS; NETWORKING APPLICATIONS; PORT PROCESSOR; PROGRAMMABLE ROUTERS; SOFTWARE AND HARDWARES; WASHINGTON UNIVERSITY;

RECONFIGURABLE HARDWARE;

EID: 84962194782     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/OPNARC.2001.916836     Document Type: Conference Paper

References (17)

1. Tennenhouse, D.L., Smith, J.M., Sincoskie, W.D., Wetheral, D.J., Minden, G.J. "A Survey of Active Network Research", IEEE Communications, 35, 1, January 1997, 80-86.
2. Xilinx, Inc. "Virtex-E 1.8V Field Programmable Gate Arrays", Advance Product Specification, February 29, 2000, San Jose, CA.
3. Xilinx, Inc. "Xilinx Unveils New FPGA Architecture to Enable High-Performance, Ten Million System-Gate Designs" Press Release, May 22, 2000; San Jose, CA
4. Hadzic, I., Smith, J. "On-the-fly Programmable Hardware for Networks", Proceedings of GLOBECOM 1998.
5. Wolf, T., Turner, J.: "Design Issues for High Performance Active Routers," Proceedings of International Zurich Seminar on Broadband Communications, Zurich, Switzerland, February 2000.
6. T. Chaney, A. Fingerhut, M. Flucke, J. Turner, "Design of a Gigabit ATM Switch", Proc. of INFOCOM 97, Kobe, Japan.
7. Srinivasan, V., Suri, S., Varghese, G., "Packet Classification using Tuple Space Search", Proc. of SIGCOMM 99, Cambridge, Mass.
8. H. Schmit, "Incremental Reconfiguration for Pipelined Applications," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 47-55, 1997.
9. Warmke, R., "Designing a Multimedia Subsystem with Rambus DRAMs", Multimedia Systems Design, March 1998, Miller Freeman, Inc.
10. J. Nechvatal, E. Barker, L. Bassham, W. Burr, M. Dworkin, J. Foti, E. Roback, "Report on the Development of the Advanced Encryption Standard (AES)", Computer Security Division Information Technology Laboratory, National Institute of Standards and Technology, Technology Administration, U.S. Department of Commerce, October 2, 2000.
11. A.Dandalis, V.K. Prasanna, J.D.P. Rolim, "A Comparative Study of Performance of AES Final Candidates Using FPGAs", AES3: The Third Advanced Encryption Standard (AES) Candidate Conference, Gaithersburg, MD, April 2000.
12. A. Elbirt, et al., "An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists," AES3: The Third Advanced Encryption Standard (AES) Candidate Conference, National Institute of Standards and Technology, Gaithersburg, MD, April 2000.
13. J. Daemen, V. Rijmen, "AES Proposal: Rijndael," First Advanced Encryption Standard (AES) Conference, (Ventura, California, USA), 1998.
14. Turner, J., Choi, S., Decasper, D., DeHart, J., Keller, R., Lockwood, J., Wolf, T., "Design of a Flexible Open Platform for High Performance Active Networks", Proceedings of the Allerton Conference, 10/99.
15. Decasper, D., Parulkar, G., Choi, S., DeHart, J., Wolf, T., Plattner, B.: "A Scalable High-Performance Active Network Node". IEEE Network, Vol. 13, No. 1, January/February 1999.
16. Lockwood, J., Turner, J., Taylor, D. "Field Programmable Port Extender (FPX) for Distributed Routing and Queuing", FPGA 2000: Eighth ACM International Symposium on Field-Programmable Gate Arrays, Monterey, CA, 2/00.
17. Lockwood, J., Naufel, N., Taylor, D., Turner, J., "Reprogrammable Network Packet Processing on the Field Programmable Port Extender (FPX)", FPGA 2001: Ninth ACM International Symposium on Field-Programmable Gate Arrays, Monterey, CA, 2/01.