Handling special constructs in symbolic simulation

Proceedings - Design Automation Conference

Volumn , Issue , 2002, Pages 105-110

  Kölbl, Alfred ^a   Kukula, James ^b   Antreich, Kurt ^a   Damiano, Robert ^b  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

^b SYNOPSYS INC   (United States)

Author keywords

Formal Verification; Symbolic Simulation

Indexed keywords

DIGITAL SYSTEMS;

AUTOMATA THEORY; COMPUTER SIMULATION; DIGITAL CIRCUITS; FUNCTIONS; MATHEMATICAL MODELS; VECTORS;

LOGIC DESIGN;

EID: 0036056440     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2002.1012603     Document Type: Article

References (15)

1. Formally verifying a microprocessor using a simulation methodology
2. Formal hardware verification by symbolic ternary trajectory evaluation
3. Graph-based algorithms for boolean function manipulation
4. Higher-level specification and verification with BDDs
5. Symbolic RTL simulation
6. Minimization of symbolic relations
7. Symbolic timing simulation using cluster scheduling
8. Formal verification by symbolic evaluation of partially-ordered trajectories
9. Efficient modeling of memory arrays in symbolic ternary simulation
10. Verification of pipelined microprocessors by correspondence checking in symbolic ternary simulation
11. Efficient modeling of memory arrays in symbolic simulation
12. Virtex 2.5V FPGAs