Mixed-signal modeling with AleC++: Specific features of the HDL

Simulation Practice and Theory

Volumn 8, Issue 6-7, 2001, Pages 433-449

  Litovski, Vančo ^a   Maksimović, Dejan ^a   Mrčarica, Željko ^a  

^a UNIVERSITY OF NI   (Serbia)

Author keywords

Behavioral simulation; C++; Complex systems; Electronic circuit simulation; HDL; Language; VHDL

Indexed keywords

C (PROGRAMMING LANGUAGE); COMPUTER HARDWARE DESCRIPTION LANGUAGES; ELECTRIC NETWORK ANALYSIS;

MIXED-SIGNAL MODELING;

COMPUTER SIMULATION;

EID: 0035868117     PISSN: 09284869     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0928-4869(01)00027-1     Document Type: Article

References (47)

1. D. Aleksić, V. Litovski, S. Milenković , TCP/IP protocol modeling and simulation using Alecsis 2.3, in: Proceedings of the Third International Conference on Telecommunications in Modern Satellite, Cable, and Broadcasting Services, TELSIKS '97, vol. 2, Niš, Yugoslavia, 1997, pp. 564-567..
2. B.A.A. Antao, AHD languages - a must for time-critical designs, IEEE Circuits Devices 12 (5) (1996) 12-17.
3. J. Borel (Ed.), The MEDEA Design Automation Roadmap Preliminary Version, MEDEA, 1999.
4. A.D. Brown, M. Zwolinski, K.G. Nichols, T.J. Kazmierski, The design of a language for mixed-mode circuit simulation, 1992 Research Journal, Department of Electronics and Computer Science, University of Southampton, 1992, pp. 103-105.
5. D. Cabanis, Application of object-orientation to HDL-based designs, Ph.D. thesis, Bournemouth University, 1999.
6. C.-F. Chen, C.-Y. Lo, H.N. Nham, P. Subramaniam, The second generation MOTIS mixed-mode simulator, in: Proceedings of the 21st IEEE/ACM Design Automation Conference, USA, 1984, pp. 10-16.
7. E. Christen, K. Bakalar, VHDL-AMS - A hardware description language for analog and mixed-signal applications, IEEE Trans. CAS II 46 (10) (1999) 1263-1272.
8. T. Corman, M.U. Wimbrow, Coupling a digital logic simulator and an analog circuit simulator, VLSI Systems Design (2) (1988) 40-47.
9. H.J. De Man, J. Rabaey, G. Arnout, J. Vandewalle, Practical implementation of a general computer aided design technique for switched-capacitor circuits, IEEE J. Solid State Circuits SC-15 (2) (1980) 190-200.
10. I.E. Getreu, Behavioral modeling of analog blocks using the SABER simulator, in: Proceedings of the 32nd Midwest Symposium on CAS, Illinois, USA, 1989, pp. 977-980.
11. S. Ghosh, N. Giambiasi, Language barriers in hardware design, IEEE Circuits Devices Mag. 15 (5) (1999) 25-40.
12. D.B. Glozić, Alecsis 2.1. An object-oriented mixed-mode simulator, Ph.D. thesis (in Serbian), Faculty of Electronic Engineering, University of Niš, Yugoslavia, 1994.
13. D. Glozić et al., Alecsis, the simulator, Laboratory for Electronic Design Automation, Faculty of Electronic Engineering, University of Niš, Yugoslavia, LEDA 1996.
14. http://www.systemc.org/.
15. Definition of Analog and Mixed Signal Extensions to IEEE standard VHDL, IEEE Standard 1364-1995.
16. M. Jakovljević, Ž. Mrčarica, P.A. Fotiu, H. Detter, V.B. Litovski, Transient electro-thermal simulation of microsystems with space-continuous thermal models in analogue behavioural simulator, Microelectronics Reliability, Elsevier 40 (2000) 507-516.
17. M. Jakovljević, Ž. Mrčarica, P.A. Fotiu, H. Detter, V. Litovski, Analogue behavioural simulator as a tool for coupled electro-thermal analysis of microsystems, in: Proceedings of the 22nd International Conference on Microelectronics, vol. 2, MIEL 2000, Niš, Yugoslavia, 2000, pp. 561-564.
18. T.J. Kazmierski, A.D. Brown, K.G. Nichols, M. Zwolinski, A general purpose network solving system, IFIP Trans. AI VLSI-91 (1992) 147-156.
19. K. Kundert, E. Filseth, Modeling a wireless IF sampling circuit in Verilog-A, Computer Design (1996) 102-104.
20. M. Lenczner, M. Kader, Ž. Mrčarica, Approximation of distributed control laws using distributed electronic devices for vibration control, in: Proceedings of the SPIE's Sixth Annual International Symposium on Smart Structures and Materials, Newport Beach, USA, 1999.
21. Y. Li, M. Leeser, HML, a novel hardware description language and its translation to VHDL, IEEE Trans. VLSI Systems 8 (1) (2000) 1-8.
22. R. Lipsett, C. Schaefer, C. Ussery, VHDL: Hardware Description and Design, Kluwer Academic Publishers, New York, 1989.
23. V.B. Litovski, J.I. Radjenović, Ž.M. Mrčarica, S.Lj. Milenković, MOS transistor modelling using neural network, Electr. Lett. 28 (18) (1992) 1766-1768.
24. V.B. Litovski, Ž. Mrčarica, T. Ilić, Simulation of non-linear magnetic circuits modelled using artificial neural networks, Simulation Practice Theory 4 (5) (1997) 553-570.
25. V.B. Litovski, Ž. Dimić, M. Damnjanovi ć, Ž. Mrčarica, Electronic circuit simulation in a mixed-language environment, Microelectr. J. 29 (8) (1998) 553-558.
26. D.M. Maksimović, V.B. Litovski, Tuning logic simulators for timing analysis, Electr. Lett. 35 (10) (1999).
27. B. Melville, P. Feldmann, S. Moinian, A C++ based environment for analog circuit simulation, in: Proceedings of IC-CAD, International Conference on Computer Design, 1992, pp. 516-519.
28. R. Melville, S. Moinian, P. Feldmann, Sframe: an efficient system for detailed DC simulation of bipolar analog integrated circuits using continuation methods, Analog Integr. Circuits Signal Process. 3 (1993) 163-180.
29. I. Milentijević, M. Stojćev, D. Maksimović, Configurable digit-serial semi-systolic convolver of type F, Microelectr. J. 27 (6) (1996) 559-566.
30. S. Moinian, P. Feldmann, R.C. Melville, Chip-level electro-thermal simulation of bipolar transistor circuits, in: Proceedings of the Bipolar/BiCMOS Circuits & Technology Meeting, 1994, pp. 123-126.
31. Ž. Mrčarica, New mixed-mode simulator of electronic ciruits and the implementation of the analogue part, MS thesis (in Serbian), Faculty of Electronic Engineering, University of Niš, Yugoslavia, 1993.
32. Ž. Mrčarica, T. Ilić, D. Glozić , V. Litovski, H. Detter, Mechatronic Simulation using Alecsis. Anatomy of the simulator, in: Proceedings of the Simulation Congress EUROSIM'95, Vienna, Austria, 1995, pp. 651-656.
33. Ž. Mrčarica, V. Litovski, V. Živković, Delay time and crosstalk simulation in CMOS integrated circuits, in: Proceedings of the Third International Conference On Telecomunications in Modern Satellite, Cable and Broadcasting Services, vol. 1, TELSIKS '97, Niš, Yugoslavia, 1997, pp. 122-125.
34. Ž. Mrčarica, V.B. Litovski, H. Detter, Modelling and simulation of microsystems using hardware description language, Res. J. Microsystem Technol., Springer 3 (2) (1997) 80-85.
35. Ž. Mrčarica et al., Alecsis 2.3, the simulator for circuits and systems. User's manual, Laboratory for Electronic Design Automation, Faculty of Electronic Engineering, University of Niš, Yugoslavia, LEDA - 1/1998.
36. L.W. Nagel, SPICE 2: A computer program to simulate semiconductor circuits, Memorandum ERL-M520, University of California, Berkeley, 1975.
37. J.D. Nash, L.F. Saunders, VHDL critique, IEEE Design Test of Computers 3 (4) (1986) 54-65.
38. A.R. Newton, D.O. Pederson, A simulation program with large-scale integrated circuit emphasis, in: Proceedings of the IEEE International Symposium on Circuits and Systems, New York, 1978, pp. 1-4.
39. P. Odryna, K. Nazareth, C. Christensen, A workstation-based mixed mode circuit simulator, in: Proceedings of the 23rd IEEE/ACM DAC, Las Vegas, USA, 1986, pp. 186-192.
40. Verilog-AMS, Open Verilog International, http://www.eda.org/verilog-ams/.
41. D. Pabst, HDL-A VHDL-based analog and mixed signal model description language, Tutorial T1 of Simulation Congress EUROSIM '95, Vienna, Austria, 1995.
42. D.L. Rhodes, A design language for analog circuits, IEEE Spectr. 33 (10) (1996) 43-48.
43. S. Rochel, Modeling data-acquisition components in HDL-A, Computer Design (1996) 104-106.
44. K.A. Sakallah, S.W. Director, SAMSON2: An event driven VLSI circuit simulator, IEEE Trans. CAD 4 (4) (1985) 668-684.
45. M.J.S. Smith, More logic synthesis for ASICs, IEEE Spectr. 29 (11) (1992) 44-48.
46. D.E. Thomas, P. Moorby, The Verilog Hardware Description Language, Kluwer Academic Publishers, New York, 1991.
47. A. Vachoux, VHDL-A: A future standard for analog and mixed digital-analog description and simulation, in: Proceedings of the IEEE International Symposium on Industrial Electronics, Athens, Greece, 1995, pp. 39-44.