|
Volumn 669, Issue , 2001, Pages J351-J356
|
Shallow junctions for sub-100 nm CMOS technology
a a a a a a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
DIFFUSION;
ELECTRIC RESISTANCE;
ION IMPLANTATION;
RAPID THERMAL ANNEALING;
SEMICONDUCTOR DOPING;
SHALLOW JUNCTIONS;
SEMICONDUCTOR JUNCTIONS;
|
EID: 0035556892
PISSN: 02729172
EISSN: None
Source Type: Journal
DOI: 10.1557/proc-669-j3.5 Document Type: Article |
Times cited : (4)
|
References (13)
|