메뉴 건너뛰기




Volumn 48, Issue 4, 2001, Pages 701-706

On-current modeling of large-grain polycrystalline silicon thin-film transistors

Author keywords

Grain boundaries; Modeling; Polycrystalline silicon; Thin film transistors

Indexed keywords

LASER ANNEALING;

EID: 0035308163     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.915695     Document Type: Article
Times cited : (86)

References (15)
  • 1
    • 0020089602 scopus 로고
    • Conductivity behavior in polycrystalline semiconductor thin film transistors
    • (1982) J. Appl. Phys. , vol.53 , pp. 1193-1202
    • Levinson, J.1
  • 8
    • 0001265978 scopus 로고
    • Two-dimensional simulation study of field-effect operation in undoped poly-Si thin-film transistors
    • (1995) J. Appl. Phys. , vol.78 , pp. 6122-6131
    • Kong, H.-S.1    Lee, C.2
  • 15
    • 0033737471 scopus 로고    scopus 로고
    • Grain and grain-boundary control on transfer characteristics of large-grain polycrystalline silicon thin film transistors
    • (2000) Solid-State Electron. , vol.44 , pp. 913-916
    • Farmakis, F.V.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.