Hardware compilation for software engineers: An ATM example

IEE Proceedings: Software

Volumn 148, Issue 1, 2001, Pages 31-42

  Fleury, M ^a   Self, R P ^a   Downton, A C ^a  

^a UNIVERSITY OF ESSEX   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ASYNCHRONOUS TRANSFER MODE; C (PROGRAMMING LANGUAGE); COMPUTER HARDWARE DESCRIPTION LANGUAGES; FIELD PROGRAMMABLE GATE ARRAYS; PROGRAM COMPILERS; REDUCED INSTRUCTION SET COMPUTING; SOFTWARE PROTOTYPING;

FAST PROTOTYPING; HARDWARE COMPILATION;

COMPUTER AIDED SOFTWARE ENGINEERING;

EID: 0035245286     PISSN: 14625970     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-sen:20010213     Document Type: Article

References (58)

1. Digital design: Principles and practices
2. Architecture of field-programmable gate arrays
3. Design tools for intelligent silicon compilation
4. Constructing hardware-software systems from a single description
5. Normal form approach to compiler design
6. Field-programmable gate arrays
7. Scalable, reconfigurable processor adjusts logic for top performance
8. NAPA C: Compiling for a hybrid RISC/FPGA architecture
9. The density advantage of configurable computing
10. User configurable logic
11. A reprogrammable gate array and applications
12. The application of architectural synthesis to the reconfiguration of FPGA-based special-purpose hardware
13. Sehwa: A software package for synthesis of pipelines from behavioral descriptions
14. Maha: A program for data path synthesis
15. Force-directed scheduling for the behavioral synthesis of ASICs
16. Flamel: A high-level hardware compiler
17. Applicability of a subset of Ada as an algorithmic hardware description language for graph-based hardware compilation
18. The olympus synthesis system
19. High-level synthesis and generating FPGAs with the Bedroc system
20. Algorithmic and register-transfer level synthesis: The system architect's workbench
21. Synthesizing circuits from behavioral descriptions
22. The Verilog hardware description language
23. VHDL for FPGA design
24. Ptolemy: A framework for simulation and prototyping heterogeneous systems
25. Real-time systems and their programming languages
26. Computer structures: Readings and examples
27. Comparison of SUAVE and objective VHDL language features
28. Implementing the Neon: A 256-bit graphics accelerator
29. Data-parallel computing: The language dimension
30. Memory access optimization and RAM inference for pipeline vectorization
31. GARP. A MIPS processor with a reconfigurable coprocessor
32. Compiling occam into FPGAs
33. ML for the working programmer
34. A high-level language and silicon compiler for digital signal processing
35. Guarded commands, nondeterminancy, and formal derivation of programs
36. Inside the transputer
37. Converting mp3 software to hardware
38. Communicating sequential processes
39. Compilation of process algebra expressions into delay-insensitive circuits
40. A timed model for communicating sequential processes
41. Timed communicating object Z
42. Compiling process algebraic descriptions into reconfigurable logic
43. Hardware compilation: Translating programs into circuits
44. Switching theory
45. A reconfigurable hardware approach to network simulation
46. ATLAS 1: Implementing a single-chip ATM switch with back-pressure
47. High-speed ATM switch fabrics
48. Domain-specific high-level modeling and synthesis for ATM switch design using VHDL
49. Actel's SX family of FPGAs: A new architecture for high-performance designs
50. How much logic should go in an FPGA block?
51. An object-oriented programming approach for hardware design
52. Efficient compilation of process-based concurrent programs without run-time scheduling