A new compact neuron-bipolar junction transistor OBJT cellular neural network (CNN) structure with programmable large neighborhood symmetric templates for image processing

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 48, Issue 1, 2001, Pages 12-27

  Wu, Chung Yu ^a   Yen, Wen Cheng ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Cellular neural network; Fbjt; Large neighborhood

Indexed keywords

CELLULAR NEURAL NETWORKS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; HETEROJUNCTIONS; IMAGE PROCESSING; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS; PHOTOTRANSISTORS; SEMICONDUCTOR DEVICE STRUCTURES;

COMPACT NEURON BIPOLAR JUNCTION TRANSISTOR; METAL LAYER OPTICAL WINDOW; PROGRAMMABLE LARGE NEIGHBORHOOD SYMMETRIC TEMPLATES;

BIPOLAR TRANSISTORS;

EID: 0035078401     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.903184     Document Type: Article

References (30)

1. L.O. Chua and L. Yang, " Cellular neural networks: Theory and applications," IEEE Trans. Circuit Syst., vol. 35, pp. 1147-1180, Oct. 1988.
2. R. Domfnguez-Castro,S. Espejo, A. Rodriguez-Vâzquez, R. A. Carmona, P. Földesy, A. Zarand y, P. Szolgay, T. Szirânyi, and T. Roska, " A 0.8-/j,m CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage," IEEE J. Solid-State Circuits, vol. 32, pp. 1013-1026, July 1997.
3. J.M. Cruzand L. O. Chua, " A 16 X 16 cellular neural network universal chip: The first complete single-chip dynamic computer array with distributed memory and with gray-scale input-output," Analog Integr. Circuits Signal Processing, vol. 15, no. 3, pp. 3-14, 1998.
4. E.Y. Chou, B. J. Sheu, and R. C. Chang, " VLSI design of optimization and image processing cellular neural networks," IEEE Trans. Circuits Syst.-I, vol. 44, pp. 12-20, Mar. 1997.
5. P. Kinget and J. Steyaert, " A programmable analog cellular neural network CMOS chip for high speed," IEEE J. Solid-State Circuits, vol. 30, pp. 235-243, Mar. 1995.
6. M. Anguita,F. J. Pelayo, F. J. Fernand ez, and A. Prieto, " A low-power CMOS implementation of programmable CNNs with embedded photosensors," lEEETrans. CircuitsSyst.-I,vol44,pp. 149-152, Feb. 1997.
7. M. Salerno,F. Sargeni, and V. Bonaiuto, " A 6 X 6 cells interconnectionoriented programmable chip for CNN," Analog Integr. Circuits Signal Processing, vol. 15, no. 3, pp. 15-26, 1998.
8. G.F. Dalla Betta, S. Graffi, Zs. M. Kovâcs, and G. Masetti, " CMOS implementation of an analogically programmable cellular neural network," IEEE Trans. Circuits Syst.-II, vol. 40, pp. 206-215, Mar. 1993.
9. A. Paasio,A. Dawidziuk, K. Halonen, and V. Porra, " Fast and compact 16 by 16 cellular neural network implementation," Analog Integr. Circuits Signal Processing, vol. 12, no. 3, pp. 59-70, 1998.
10. S. Espejo,A. Rodriguez-Vâzquez, R. Dommguez-Castro, J. L. Huertas, and E. Sânchez-Sinencio , " Smart-pixel cellular neural networks in analog current-mode CMOS technology," IEEE J. Solid-State Circuits, vol. 28, pp. 895-905, Aug. 1994.
11. M. Anguita,F. J. Pelayo, F. J. Fernand ez, and A. Prieto, " Area efficient implementations of fixed-template CNNs," IEEE Trans. Circuits Syst.-I, vol. 45, pp. 968-973, Sept. 1998.
12. J.E. Varrientos, E. Sânchez-Sinencio, and J. Ramfrez-Angulo, " A current-mode cellular neural networks implementation," IEEE Trans. Circuits Syst.-II, vol. 40, pp. 147-156, Mar. 1993.
13. T. Shibata and T. Ohmi, " An intelligent MOS transistor featuring gatelevel weighted sum and threshold operations," in IEDM Tech. Dig., Dec. 1991, pp. 919-922.
14. C.Y. Wu and C. F. Chiu, " A new structure for the silicon retina," in IEDM Tech. Dig., Dec. 1992, pp. 439-4442.
15. _, " A new structure of the 2-dimensional silicon retina," IEEEJ. Solid-State Circuits, vol. 30, pp. 890-897, Aug. 1995.
16. H.C. Jiang and C. Y. Wu, " A 2-D velocity- and direction-selective sensor with BJT-based silicon retina and temporal zero-crossing detector," IEEE J. Solid-State Circuits, vol. 34, pp. 241-247, Feb. 1999.
17. C. Y Wu and W. C. Yen, " The neuron-bipolar junction transistor (fBJT)-a new device structure for VLSI neural network implementation," in Proc. Int. Conf. Electronics, Circuits and Systems, vol. 3, Sept. 1998, pp. 277-270.
18. W.C. Yen and C. Y Wu, " A new compact neuron-bipolar cellular neural network structure with adjustable neighborhood layers and high integration level," in Proc. IEEE Int. Symp. Circuits Systems, vol. 4, June 1999, pp. 505-508.
19. _, " A new compact programmable t>BJT cellular neural network structure with adjustable neighborhood layers for image processing," in Proc. Int. Conf. Electronics, Circuits and Systems, vol. 2, Sept. 1999, pp. 713-716.
20. K. R. Crounse, T. Roska, and L. O. Chua, " Image halftoning with cellular neural networks," IEEE Trans. Circuits Syst.-II, vol. 40, pp. 147-156, Apr. 1993.
21. T. Roska,J. Harnori, E. Labos, K. Lotz, L. Orzö, J. Takâcs, P. L. Venetianer, Z. Vidnyânsky, and A. Zarândy, " The use of CNN model in the subcortical visual pathway," IEEE Trans. Circuits Syst.-I, vol. 40, pp. 1822-1895, Mar. 1993.
22. L.O. Chua, CNN: A Paradigm for Complexity (World Scientific Series on Nonlinear Science. Singapore: World Scientific, 1998, vol. 31.
23. L. Kék and A. Zarândy, " Implementation of large-neighborhood nonlinear templates on the CNN universal machine," Int. J. Circuit Theory Appi, vol. 26, pp. 551-566, Nov./Dec. 1998.
24. M.H. ter Brugge, J. H. Stevens, J. A. G. Nijhuis, and L. Spaanenburg, " Efficient DTCNN implementations for large-neighborhood functions," in Proc. 5th IEEE Int. Workshop Cellular Networks and Their Applications, Apr. 1998, pp. 88-93.
25. T. Roska and L. O. Chua, " The CNN universal machine: An analogic array computer," IEEE Trans. Circuits Syst.-II, vol. 40, pp. 163-173, Mar. 1993.
26. C. Y Wu and C. Y Wu, " An analysis and the fabrication technology of the LAMBDA bipolar transistor," IEEE Trans. Electron Devices, vol. ED-27, pp. 414-419, Feb. 1980.
27. C. Y Wu and H. C. Jiang, " An improved BJT-based silicon retina with tunable image smoothing capability," IEEE Trans. VLSI Syst., vol. 72, pp. 241-248, June 1999.
28. _, " The modeling and design of the BJT-based silicon retina for image smoothing and edge detection," in Proc. 3rd Australian and New Zealand Conf. Intelligent Information Systems, vol. 1, Nov. 1995, pp. 232-235.
29. I. Fajfar and F. Bratkovic, " Design of monotonie binary-valued cellular neural networks," in Proc. 4th IEEE Int. Workshop Cellular Networks and Their Applications, June 1996, pp. 321-326.
30. A. Paasio,A. Kananen, K. Halonen, and V. Porra, " A QCIF resolution binary I/O CNN-UM chip," J. VLSI Signal Processing, vol. 23, pp. 281-290, NovVDec. 1999.