A 6 x 6 Cells Interconnection-Oriented Programmable Chip for CNN

Analog Integrated Circuits and Signal Processing

Volumn 15, Issue 3, 1998, Pages 239-250

  Salerno, Mario ^a   Sargeni, Fausto ^a,b   Bonaiuto, Vincenzo ^a,b,c  

^a UNIVERSITY OF ROME TOR VERGATA   (Italy)

^b SAPIENZA UNIVERSITY OF ROME   (Italy)

^c ISPT   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CELLULAR ARRAYS; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS; MULTICHIP MODULES; VLSI CIRCUITS;

DIGITALLY PROGRAMMABLE CELLULAR NEURAL NETWORKS (DPCNN);

CELLULAR NEURAL NETWORKS;

EID: 0032028644     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008201827777     Document Type: Article

References (18)

1. L. O. Chua and L. Yang, "Cellular neural metworks: Theory and applications." IEEE Trans. Circuits and Systems 32, pp. 1257-1290, Oct. 1988.
2. T. Roska and J. A. Nossek (Eds), "Special issue on cellular neural networks." IEEE Trans. on Circuits and Systems 40(3), March 1993.
3. "Analogic CNN program library," Analogic and Neural Computing Laboratory, Computer and Automation Institute, Hungarian Academy of Sciences, Version 6.2, DNS-7-1995, April 1995.
4. J. M. Cruz and L. O. Chua, "A CNN chip for connected component detection." IEEE Trans. Circuits and Systems, 38, pp. 812-817, July 1991.
5. A. Rodriguez-Castro, S. Espejo, R. Dominguez-Castro, J. Huertas, and E. Sanchez-Sinencio, "Current-mode techniques for the implementation of continuous and iscrete-time cellular neural networks." IEEE Trans. on Circuits and Systems-II 40, pp. 147-155, March 1993.
6. K. Halonen, V. Porra, T. Roska, and L. O. Chua, "Programmable analogue VLSI CNN chip with local digital logic." Interantional Journal of Circuit Theory and Applications 20(5), pp. 573-582, 1992.
7. M. Anguita, F. J. Pelajo, A. Prieto, and J. Ortega, "Analog CMOS implementation of a discrete time CNN with programmable cloning templates." IEEE Trans. on Circuits and Systems 40(3), pp. 215-218, 1993.
8. P. Kinget and M. Steyaert, "A Programmable analog cellular neural network CMOS chip for high speed image processing." IEEE Journal of Solid-State Circuits 30(3), March 1995.
9. A. Paasio, A. Dawidziuk, and V. Porra, "High speed CNN VLSI implementation," in Proceedings of the 1996 IEEE International Symposium on Circuits and Systems, Atlanta, USA, May 1996, pp. 519-522.
10. E. Espejo, R. Carmona, R. Dominguez-Castro, and A. Rodriguez-Vazquez, "A CNN universal chip in CMOS technology." Interantional Journal of Circuit Theory and Applications 23, pp. 93-109, Jan.-Feb. 1996.
11. F. Sargeni, "Digitally programmable transconductance amplifier for CNN applications." Electronics Letters 30(11), pp. 870-872, May 1994.
12. F. Sargeni and V. Bonaiuto, "High performance digitally programmable CNN chip with discrete templates," in Proceedings of CNNA-94, Third IEEE Int. Workshop on Cellular Neural Networks and their Applications, Rome, Italy, Dec. 1994, pp. 67-72.
13. M. Salerno, F. Sargeni, and V. Bonaiuto, "DPCNN: a modular chip for large CNN arrays," in IEEE International Conference on Circuits and Systems (ISCAS-95), Seattle, Washington, USA, May 1995, pp. 417-420.
14. F. Sargeni and V. Bonaiuto, "A fully digitally programmable CNN chip." IEEE Trans. on Circuits and Systems-II 42(11), pp. 741-745, Nov. 1995.
15. F. Sargeni and V. Bonaiuto, "A 3 x 3 digitally programmable CNN chip." Interantional Journal of Circuit Theory and Applications 24(3), pp. 369-379, 1996.
16. M. Salerno, F. Sargeni, and V. Bonaiuto, "A 9 x 9 multichip CNN board for cellular neural networks," in Proceedings of CNNA-96, 4th IEEE International Workshop on Cellular Neural Networks and their Application, Seville, Spain, June 1996, pp. 261-266.
17. M. Salerno, F. Sargeni, and V. Bonaiuto, "6 x 6DPCNN: A programmable mixed analogue-digital chip for cellular neural networks," in Proceedings of CNNA-96, 4th IEEE International Workshop on Cellular Neural Networks and their Application, Seville, Spain, June 1996, pp. 451-456.
18. T. Matsumoto, L. O. Chua, and H. Suzuki, "CNN cloning template: Connected component detector." IEEE Trans. on Circuits and Systems 37(5), pp. 633-635, May 1990.