Multirate-cascade sigma-delta (MC-SD) modulators

ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

Volumn 1, Issue , 2001, Pages 384-387

  Torralba, A ^a   Colodro, F ^a  

^a UNIVERSIDAD DE SEVILLA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIER BANDWIDTH; ANALOG TO DIGITAL CONVERTERS; CASCADE CONVERTERS; CASCADE STRUCTURES; MULTIBIT QUANTIZER; OVER SAMPLING; OVER SAMPLING RATIO; SAMPLING FREQUENCIES;

ANALOG TO DIGITAL CONVERSION; BANDWIDTH; CASCADE CONNECTIONS; DELTA SIGMA MODULATION; NATURAL FREQUENCIES; RADIO FREQUENCY AMPLIFIERS; RADIO RECEIVERS; SAMPLING;

MODULATORS;

MULTIBIT QUANTIZER; SIGMA-DELTA MODULATOR;

EID: 0034998514     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2001.921873     Document Type: Conference Paper

References (12)

1. J. C. Candy, and G. C. Temes, "Oversampling methods for A/D and D/A conversion", in Oversampling Delta-Sigma Data Converter. New York: IEEE Press, 1992, pp. 1-25.
2. S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds. Delta-Sigma Data Converters: Theory, Design and Simulation. New York: IEEE Press, 1996.
3. B. P. Brant, and B. A. Wooley, "A 50-MHz multibit sigmadelta modulator for 12-b 2-MHz A/D conversion", IEEE J. Solid-State Circuits, vol. 26, pp. 1746-1756, Dec. 1991.
4. Z.-Y. Chang, D. Macq, D. Haspeslagh, P. Spruyt, and B. Goffart, "A CMOS analog front-end circuit for an FDM-based ADSL system", IEEE J. Solid-State Circuits, vol. 30, pp. 1449-1456, Dec. 1995.
5. T. L. Brooks, D. H. Robertson, D. F. Kelly, A. Del Muro, and S. W. Harton, "A cascaded sigma-delta pipeline converter with 1.25 MHz signal bandwidth and 89 dB SNR", IEEE J. Solid-State Circuits, vol. 32, pp. 1896-1906, Dec. 1997.
6. A. R. Feldman, B. E. Boser, and P. R. Gray, "A 13-b 1.4 MS/s sigma-delta modulator for RF baseband channel applications", IEEE J. Solid-State Circuits, vol. 33, pp. 1462-1469, Oct. 1998. (Pubitemid 128588598)
7. F. Medeiro, B. Perez-Verdii, and A. Rodriguez-Vazquez, "A 13-bit 2.2-MS/s, 55-mW multibit cascade IA modulator in CMOS 0.7-um single-poly technology", IEEE J. Solid-State Circuits, vol. 34, pp. 748-760, Jun. 1999.
8. J. C. Morizio, M. Hoke, T. Kocak, C. Geddie, C. Hughes, J. Perry, S. Madhavapeddi, M. H. Hood, G. Lynch, H. Kondoh, T. Kumamoto, T. Okuda, H. Noda, M. Ishiwaki, T. Miki, and M. Nakaya, "14-bit 2.2-MS/s, sigma-delta ADC's", IEEE J. Solid-State Circuits, vol. 35, pp. 968-976, Jul. 2000.
9. S. Rabii, B. A. Wooley. "Appendix A: Fundamental limits", in The design of low-voltage, low-power sigma-delta modulators. Boston: Kluwer AP, 1999.
10. S. Rabii, B. A. Wooley. "Appendix B: Power dissipation vs. supply voltage and oversampling rate", in The design of low-voltage, low-power sigma-delta modulators. Boston: Kluwer AP, 1999.
11. F. Colodro, A. Torralba, F. Mufioz, and L. G. Franquelo. "New class of multibit sigma-delta modulators using multirate architecture", Electron. Letters, vol. 36, pp. 783-785, April 2000.
12. T. Hayashi, Y. Inabe, K. Uchimura, and A. Iwata, "A multistage delta-sigma modulator without double integration loop", in ISSCC Dig. Tech. Pap., pp. 182-183, Feb. 1986.