Over GHz low-power RF clock distribution for a multiprocessor digital system

Proceedings - Electronic Components and Technology Conference

Volumn , Issue , 2001, Pages 133-140

  Ryu, W ^a   Lu, A ^a   Wai, C ^a   Wei, F ^a   Lai, W L ^a   Kim, J ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL DEVICES; ELECTRIC LOSSES; JITTER; MULTIPROCESSING SYSTEMS; OPTICAL INTERCONNECTS;

ADVANCED DESIGN SYSTEMS; DIGITAL CLOCK RECOVERING MODULE; INTERCONNECTION TECHNOLOGY; LOW POWER RADIO FREQUENCY CLOCK DISTRIBUTION; MUTLIPROCESSOR DIGITAL SYSTEM; SIGNAL INTEGRITY DESIGN;

CLOCKS;

EID: 0034828284     PISSN: 05695503     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. VLSI architecture: Past, present and future
2. Multichip module designs for high performance applications
3. Optical interconnections for VLSI system
4. Performance comparison between optoelectronic and VLSI multistage interconnect networks
5. RF interconnect for multi-Gbit/sec board-level clock distribution
6. Si CMOS process compatible guided-wave multi-Gbit/sec optical clock signal distribution system for cray T-90 supercomputer
7. Salphasic distribution of clock signals for synchronous systems
8. Inter and intrachip clock signal distribution using microwaves
9. High-frequency SPICE model of anisotropic conductive film flip-chip interconnections based on a genetic algorithm
10. Applications of a 3-D field solver for on-chip and package microstrip interconnection design
11. Anisotropic conductive film (ACF) flip-chip interconnect in over GHz RF clock distribution system
12. Losses in microstrip
13. Characterization and modeling of clock skew with process variations