VLSI architecture: Past, present, and future

Proceedings - 20th Anniversary Conference on Advanced Research in VLSI, ARVLSI 1999

Volumn , Issue , 1999, Pages 232-241

  Dally, William J ^a   Lacy, Steve ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC RANDOM ACCESS STORAGE; PROGRAM PROCESSORS; VLSI CIRCUITS;

COMPUTER PERFORMANCE; CONVENTIONAL COMPUTERS; MEMORY SYSTEMS; MULTICOMPUTERS; SEQUENTIAL PROCESSORS; UNIPROCESSORS; VLSI ARCHITECTURES; VLSI TECHNOLOGY;

COMPUTER ARCHITECTURE;

EID: 85013776295     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ARVLSI.1999.756051     Document Type: Conference Paper

References (21)

1. Anderson, T., Culler, D., and Patterson, D., "A Case for Networks ofWorkstations: NOW", IEEE Micro, Feb 1995, pp. 54-59.
2. Agrawal, A., R. Simoni, J. Hennessy, and M. Horowitz, "An Evaluation of Directory Schemes for Cache Coherence, " ISCA-15, 1988. pp. 280-289.
3. Browning, S., "Computations on a Tree of Processors", Caltech Conference on Very-Large-Scale Integration, 1979, pp. 453-478.
4. Burger, D., Kaxiras, S., and Goodman, J, "DataScalar Architectures, " ISCA-24, 1997, pp. 338-349.
5. Dally, W., "Directions in Concurrent Computing, " ICCD-86, 1986, pp. 102-106.
6. Dally, W., "Virtual-Channel Flow Control, " IEEE TPDS, 3(2), March 1992, pp. 194-205.
7. Davis, A., "A Data-Driven Machine Architecture Suitable for VLSI Implementation", Caltech Conference on Very-Large-Scale Integration, 1979, pp. 479-494.
8. Duato, J. Yalamanchili, S., and Ni, L., Interconnection Networks: An EngineeringApproach, IEEE Computer Society Press, 1997.
9. Fillo, M., Keckler, S., Dally, W., Carter, N., Chang, A., Gurevich, Y., and Lee, W., "The M-Machine Multicomputer, " Micro-28, 1995, pp. 146-156.
10. Keckler, S., Dally, W., Maskit, D., Carter, N., Chang, A., and Lee, W, "Exploiting Fine-Grain Thread-Level Parallelism on the MIT Multi-ALU Processor", ISCA-25, 1998, pp. 306-317.
11. Landman, B., and Russo, R., "On a Pin vs. Block Relationship for Partitioning of Logic Graphs, " IEEE TOC, C-20(12), Dec. 1971, pp. 1469-1479.
12. Lee, W., Dally, W., Keckler, S., Carter, N., and Chang, A., "Efficient, Protected Message Interface in the MIT M-Machine, " IEEE Computer, Nov. 1998, pp. 69-75.
13. Mead, C., "VLSI and Technological Innovation", Caltech Conference on Very-Large-Scale Integration, 1979, pp. 15-29.
14. Mago, G., "A Cellular, Language-Directed Computer Architecture", Caltech Conference on Very-Large-Scale Integration, 1979, pp. 447-452.
15. Noakes, M. D., Wallach, D. A., and Dally, W. J., "The J-Machine Multicomputer: An Architectural Evaluation, " ISCA-20, 1993, pp. 224-235.
16. Oskin, M., Chong, F., and Sherwood, T., "Active Pages: A Computational Model for Intelligent Memory, " ISCA-25, 1998, pp. 192-203.
17. Russel, R. M., "The Cray-1 Computer System, " Communications of the ACM, 21(1), January 1978, pp. 63-72.
18. Seitz, C., Boden, N. Seizovic, J. and Su W-K., "The Design ofthe Caltech Mosaic C Multicomputer, " Research in Integrated Systems, MIT Press, 1993, pp. 1-22.
19. Scott, S., "Synchronization and Communication in the T3E Multiprocessor, " ASPLOS-VII, pp. 26-36.
20. Sequin, C., "Single-Chip Computers, The New VLSI Building Blocks", Caltech Conference on Very-Large-Scale Integration, 1979, pp. 435-446.
21. Seitz, C., "The Cosmic Cube, " CACM, 28(1), Jan. 1985, pp. 22-33.