Towards a first vertical prototyping of an extremely fine-grained parallel programming approach

Annual ACM Symposium on Parallel Algorithms and Architectures

Volumn , Issue , 2001, Pages 93-102

  Naishlos, D ^a   Nuzman, J ^a   Tseng, C W ^a   Vishkin, U ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

Author keywords

Compilers; Parallel programming; Processor architecture

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER PROGRAMMING; MICROPROCESSOR CHIPS; PARALLEL ALGORITHMS; PROGRAM COMPILERS; SOFTWARE PROTOTYPING;

EXPLICIT-MULTITHREADING (XMT);

PARALLEL PROCESSING SYSTEMS;

EID: 0034823696     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/378580.378597     Document Type: Conference Paper

References (23)

1. The tera computer system
2. Active disks: Programming model, algorithms, and evaluation
3. XMT-M: A scalable decentralized processor
4. The APRAM: Incorporating asynchrony into the PRAM model
5. Experiments with list ranking on explicit multi-threaded (XMT) instruction parallelism
6. Process coordination with fetch-and-increment
7. The implementation of the cilk-5 multi-threaded language
8. The stanford hydra CMP
9. A single-chip multiprocessor
10. Limits of control flow on parallelism
11. Evaluating multi-threading in the prototype XMT environment
12. Evaluating the XMT parallel programming model
13. Parallel visualization algorithms: Performance and architectural implications
14. Simultaneous multithreading: Maximizing on-chip parallelism
15. Explicit multi-threaded (XMT) bridging models for instruction parallelism
16. A no-busy-wait balanced tree parallel algorithmic paradigm
17. Limits of instruction-level parallelism
18. SUIF: An infrastructure for research on parallelizing and optimizing compilers
19. Baring it all to software: Raw machines
20. The SPLASH-2 programs: Characterization and methodological considerations