On-line fault detection in a hardware/software co-design environment: System partitioning

Proceedings of the International Symposium on System Synthesis

Volumn , Issue , 2001, Pages 51-56

  Bolchini, C ^a   Pomante, L ^a   Salice, F ^a   Sciuto, D ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

Concurrent fault detection; hw sw co design; System partitioning

Indexed keywords

COMPUTER HARDWARE; COMPUTER SOFTWARE; FAULT TOLERANT COMPUTER SYSTEMS; RELIABILITY;

SYSTEM PARTITIONING;

SYSTEMS ANALYSIS;

EID: 0034795609     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. System-level performance estimation strategy for SW and HW
2. Reflections on the Pentium division bug
3. Real-time checkers: Built-in-test for mission-critical software
4. Software reliability via run-time result checking
5. Design and evaluation of system-level checks for on-line control flow error detection
6. Evaluation of integrated system-level checks for on-line error detection
7. Fault tolerance through re-execution in multiscalar architecture
8. Designing reliable embedded systems based on 32 bit microprocessors
9. High-level synthesis of gracefully degradable ASICs
10. A theory of self-checking system design
11. Performance guided system level hardware/software partitioning with iterative improvement heuristics
12. A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem
13. An efficient heuristic procedure for partitioning graphs
14. Hardware/software partitioning using integer programming