A CMOS dual-modulus prescaler based on a new charge sharing free D-flip-flop

Proceedings of the Annual IEEE International ASIC Conference and Exhibit

Volumn , Issue , 2001, Pages 276-280

  Yang, Sung Hyun ^a   Lee, Cheol Hee ^a,b   Cho, Kyoung Rok ^a  

^a Chungbuk National University   (South Korea)

^b Korea Intellectual Property Office   (South Korea)

Author keywords

Flip flops; High speed circuits; Low power circuits; Prescalers

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POWER SUPPLIES TO APPARATUS; FREQUENCY SYNTHESIZERS; INTEGRATED CIRCUIT LAYOUT;

DUAL MODULUS PRESCALER; HIGH SPEED CIRCUITS; LOW POWER CIRCUITS;

FLIP FLOP CIRCUITS;

EID: 0034781653     PISSN: 10630988     EISSN: None     Source Type: Journal    
DOI: 10.1109/ASIC.2001.954711     Document Type: Article

References (11)

1. CODYMOS frequency dividers achieve low power consumption and high frequency
2. High-speed CMOS circuit technique
3. 1.16 GHz dual-modulus 1.2-μm CMOS prescaler
4. A glitch-free single-phase DFF for gigahertz applications
5. 1.57 GHz asynchronous and 1.4 GHz dual-modulus 1.2-μm CMOS prescaler
6. Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks
7. CMOS high-speed dual-modulus frequency divider for RF frequency synthesis
8. A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops
9. New dynamic flip-flops for high-speed dual-modulus prescaler
10. Comments on new dynamic flip-flops for high-speed dual-modulus prescaler