OBDD minimization based on two-level representation of Boolean functions

IEEE Transactions on Computers

Volumn 49, Issue 12, 2000, Pages 1371-1379

  Wu, Yu Liang ^a,b   Fan, Hongbing ^a,c   Marek Sadowska, Malgorzata ^a,d   Wong, C K ^a,b  

^a IEEE

^b CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

^c UNIVERSITY OF VICTORIA   (Canada)

^d University of California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMBINATORIAL CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER AIDED DESIGN; DECISION THEORY; HEURISTIC PROGRAMMING; POLYNOMIALS; QUEUEING THEORY; THEOREM PROVING;

DYNAMIC SHORTEST CUBE FIRST; ORDERED BINARY DECISION DIAGRAM; VARIABLE ORDERING ALGORITHM;

BOOLEAN FUNCTIONS;

EID: 0034512970     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.895868     Document Type: Article

References (26)

1. S.B. Akers, "Binary Decision Diagrams," IEEE Trans. Computers, vol. 27, no. 6, pp. 509-516, June 1978.
2. R. Bryant, "Graph-Based Algorithm for Boolean Function Manipulation," IEEE Trans. Computers, vol. 35, no. 8, pp. 677-691, Aug. 1986.
3. R. Bryant, "On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication," IEEE Trans. Computers, vol. 40, no. 2, pp. 205-213, Feb. 1991.
4. K.M. Butler, D.E. Ross, R. Kapur, and M.R. Mercer, "Heuristics to Computer Variable Orderings for Efficient Manipulation of Ordered Binary Decision Diagrams," Proc. 28th ACM/IEEE Design Automation Conf., pp. 417-420, 1991.
5. O. Coudert, "Two-Level Logic Minimization: An Overview," Integration, the VLSI J., pp. 97-140, 1997.
6. S.J. Friedman and K.J. Supowit, "Finding the Optimal Variable Ordering for Binary Decision Diagrams," IEEE Trans. Computers, vol. 39, no. 5, pp. 710-713, May 1990.
7. M. Fujita, H. Fujisawa, and N. Kawato, "Evaluation and Improvements of Boolean Comparison Method Based on Binary Decision Diagrams," Proc. IEEE Int'l Conf. Computer Aided Design, pp. 2-5, Nov. 1988.
8. M. Fujita, Y. Matsunaga, and T. Kakuda, "On Variable Ordering of Binary Decision Diagrams for the Application of Multi-level Logic Synthesis," Proc. European Design Automation Conf., pp. 50-54, Feb. 1991.
9. M. Fujita, Y. Matsunaga, and T. Kakuda, "Interleaving Based Variable Ordering Methods for Ordered Binary Decision Diagrams," Proc. Int'l Conf. Computer-Aided Design, pp. 38-41, 1993.
10. G.D. Hachtel and F. Somenzi, Logic Synthesis and Verification Algorithms. Boston: Kluwer Academic, 1996.
11. N. Ishiura, H. Sawada, and S. Yajima, "Minimization of Binary Decision Diagrams Based on Exchanges of Variables," Proc. Int'l Conf. Computer-Aided Design, pp. 472-475, Nov. 1991.
12. J. Jain, J. Bitner, M.S. Abadir, J.A. Abraham, and D.F. Fussell, "Indexed BDDs: Algorithmic Advances in Techniques to Represent and Verify Boolean Functions," IEEE Trans. Computers, vol. 46, no. 11, pp. 1,230-1,245, Nov. 1997.
13. S.W. Jeong, B. Plessirer, G.D. Hachtel, and F. Somenzi, "Variable Ordering for Binary Decision Diagrams," Proc. European Design Automation Conf., pp. 447-451, 1992.
14. S. Malik, A. Wang, R. Brayton, and A. Sangiovanni-Vincentelli, "Logic Verification Using Binary Decision Diagrams in a Logic Synthesis Environment," Proc. IEEE Int'l Conf. Computer-Aided Design, pp. 6-9, Nov. 1988.
15. S. Minato, N. Ishiura, and S. Yajima, "Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean Function Manipulation," Proc. 27th ACM/IEEE Design Automation Conf., pp. 52-57, June 1990.
16. R. Rudell, "Dynamic Variable Ordering for Ordered Binary Decision Diagrams," Proc. Int'l Conf. Computer-Aided Design, pp. 42-47, 1993.
17. D.E. Ross, K.M. Butler, R. Kapur, and M.R. Mercer, "Fast Functional Evaluation of Candidate OBDD Variable Orderings," Proc. European Design Automation Conf., pp. 4-10, Feb. 1991.
18. S. Thaur and D.F. Wong, "Universal Logic Modules for Series-Parallel Functions," ACM Trans. Design Automation of Electronic Systems, vol. 1, no. 1, pp. 102-122, 1996.
19. C.C. Lin, M. Marek-Sadowska, and D. Gatlin, "On Designing Universal Logic Blocks and Their Application to FPGA Design," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 5, pp. 519-527, May 1997.
20. Y.L. Wu and M. Marek-Sadowska, "Efficient Ordered Binary Decision Diagrams Minimization Based on Heuristics of Cover Pattern Processing," Proc. European Design Automation Conf., pp. 103-107, 1993.
21. W. Wang, M. Abd-el-Barr, and C. McCrosky, "An Algorithm for Total Symmetric OBDD Detection," IEEE Trans. Computers, vol. 46, no. 6, pp. 731-733, July 1997.
22. Y. Wang and C. McCrosky, "Solving Boolean Equations Using ROSOP Forms," IEEE Trans. Computers, vol. 47, no. 2, pp. 171-177, Feb. 1998.
23. R. Drechsler, N. Drechsler, and W. Gunther, "Fast Exact Minimization of BDDs," Proc. Design Automation Conf. '98, pp. 200-205, 1998.
24. E. Schubert, U. Kebschull, and W. Rosenstiel, "Some Optimizations for Functional Decision Diagrams," Proc. IFIP WG 10.5 Workshop Applications of the Reed-Muller Expansion in Circuit Design, pp. 176-180, 1993.
25. R. Drechsler, B. Becker, and A. Jahnke, "On Variable Ordering and Decomposition Type Choice in OKFDDs," IEEE Trans. Computers, vol. 47, no. 12, pp. 1,398-1,403, Dec. 1998.
26. "SIS: A System for Sequential Circuit Synthesis," Report M92/41, Univ. of California, Berkeley, May 1992.